

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

16-Bit Microcontrollers and Digital Signal Controllers with High-Speed PWM, ADC and Comparators

Operating Conditions

• 3.0V to 3.6V, -40°C to +125°C, DC to 40 MIPS

Core: 16-Bit dsPIC33F CPU

- · Code Efficient (C and Assembly) Architecture
- Two 40-Bit Wide Accumulators
- Single-Cycle (MAC/MPY) with Dual Data Fetch
- · Single-Cycle Mixed-Sign MUL plus Hardware Divide
- 32-Bit Multiply Support

Clock Management

- ±2% Internal Oscillator
- · Programmable PLLs and Oscillator Clock Sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- Fast Wake-up and Start-up

Power Management

- Low-Power Management modes (Sleep, Idle, Doze)
- Integrated Power-on Reset and Brown-out Reset
- 2.0 mA/MHz Dynamic Current (typical)
- 135 µA IPD Current (typical)

High-Speed PWM

- Up to Three PWM Pairs with Independent Timing
- Dead Time for Rising and Falling Edges
- 1.04 ns PWM Resolution for Dead Time, Duty Cycle, Phase and Frequency
- PWM Support for:
- DC/DC, AC/DC, Inverters, PFC and Lighting
- Programmable Fault Inputs
- Flexible Trigger Configurations for ADC Conversions

Advanced Analog Features

- Two High-Speed Comparators with Direct Connection to the PWM module:
 - Buffered/amplified output drive
 - Independent 10-bit DAC for each comparator
 - Rail-to-rail comparator operation
 - DACOUT amplifier (1x, 1.8x)
 - Selectable hysteresis
 - Programmable output polarity
 - Interrupt generation capability

Advanced Analog Features (Continued)

- · ADC module:
 - 10-bit resolution with Successive Approximation Register (SAR) converter (2 Msps) and three Sample-and-Hold (S&H) circuits
 - Up to 8 input channels grouped into four conversion pairs, plus two inputs for monitoring voltage references
 - Flexible and independent ADC trigger sources Dedicated Result register for each
 - analog channel

Timers/Output Compare/Input Capture

- Two 16-Bit General Purpose Timers/Counters
- Input Capture module
- Output Compare module
- Peripheral Pin Select (PPS) to allow Function Remap

Communication Interfaces

- UART module (10 Mbps):
- With support for LIN/J2602 protocols and IrDA®
- 4-Wire SPI module
- I²C[™] module (up to 1 Mbaud) with SMBus Support
- PPS to allow Function Remap

Input/Output

- Constant Current Source:
- Constant current generator (10 µA nominal)
- Sink/Source 18 mA on 8 Pins and 6 mA on 13 Pins
- 5V Tolerant Pins
- · Selectable Open-Drain and Pull-ups
- External Interrupts on 16 I/O Pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1, -40°C to +125°C) Planned
- Class B Safety Library, IEC 60730

Debugger Development Support

- · In-Circuit and In-Application Programming
 - Two Breakpoints
- IEEE 1149.2 Compatible (JTAG) Boundary Scan
- Trace and Run-Time Watch

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1. The following pages show their pinout diagrams.


		(se				Rei	napp	able F	Periph	nerals								ADC			
Device	Pins	Program Flash Memory (Kbytes)	RAM (Bytes)	Remappable Pins	16-Bit Timer	Input Capture	Output Compare	UART	SPI	PWM ⁽²⁾	Analog Comparator	External Interrupts ⁽¹⁾	DAC Output	Constant Current Source	Reference Clock	I ² C TM	SARs	Sample-and-Hold (S&H) Circuit	Analog-to-Digital Inputs	I/O Pins	Packages
dsPIC33FJ06GS001	18	6	256	8	2	0	0	0	0	2x2	2	3	0	0	0	1	1	2	6	13	PDIP, SOIC
dsPIC33FJ06GS101A	20 18	6	256	8	2	0	1	1	1	2x2	0	3	0	0	1	1	1	3	6	13	SSOP PDIP, SOIC
dsPIC33FJ06GS102A	20 28	6	256	16	2	0	1	1	1	2x2	0	3	0	0	1	1	1	3	6	21	SSOP SPDIP, SOIC, SSOP, QFN-S
dsPIC33FJ06GS202A	36 28 36	6	1K	16	2	1	1	1	1	2x2	2	3	1	0	1	1	1	3	6	21	VTLA SPDIP, SOIC, SSOP, QFN-S
dsPIC33FJ09GS302	36 28 36	9	1К	16	2	1	1	1	1	3x2	2	3	1	1	1	1	1	3	8	21	VTLA SPDIP, SOIC, SSOP, QFN-S VTLA


Note 1: INT0 is not remappable.


2: The PWM4 pair is remappable and only available on dsPIC33FJ06GS001/101A and dsPIC33FJ09GS302 devices.


dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

Pin Diagrams











dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302



dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302






Table of Contents

1.0	Device Overview	13
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	17
3.0	CPU	25
4.0	Memory Organization	37
5.0	Flash Program Memory	75
6.0	Resets	79
7.0	Interrupt Controller	87
8.0	Oscillator Configuration	123
9.0	Power-Saving Features	137
10.0	I/O Ports	145
11.0	Timer1	173
12.0	Timer2 Features	175
13.0	Input Capture	177
14.0	Output Compare	179
15.0	High-Speed PWM	183
16.0	Serial Peripheral Interface (SPI)	
17.0	Inter-Integrated Circuit™ (I ² C™)	211
18.0	Universal Asynchronous Receiver Transmitter (UART)	
19.0	High-Speed 10-Bit Analog-to-Digital Converter (ADC)	225
20.0	High-Speed Analog Comparator	243
21.0	Constant Current Source	249
22.0	Special Features	251
23.0	Instruction Set Summary	259
24.0	Development Support	267
25.0	Electrical Characteristics	271
26.0	DC and AC Device Characteristics Graphs	
27.0	Packaging Information	319
Appe	ndix A: Revision History	339
Index	٢	341

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPlC33F/PlC24H Family Reference Manual"*. These documents should be considered the primary reference for the operation of a particular module or device feature.

Note:	To ace	cess th	e documents	listed	below,
	visit	the	Microchip	web	site
	(www	microc	hip.com).		

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer (WDT) and Power-Saving Modes" (DS70196)
- Section 10. "I/O Ports" (DS70193)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)
- Section 41. "Interrupts (Part IV)" (DS70300)
- Section 42. "Oscillator (Part IV)" (DS70307)
- Section 43. "High-Speed PWM" (DS70323)
- Section 44. "High-Speed 10-Bit ADC" (DS70321)
- Section 45. "High-Speed Analog Comparator" (DS70296)

1.0 DEVICE OVERVIEW


Note: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33F/PIC24H Family Reference Manual" sections.

This document contains device-specific information for the following dsPIC33F Digital Signal Controller (DSC) devices:

- dsPIC33FJ06GS001
- dsPIC33FJ06GS101A
- dsPIC33FJ06GS102A
- dsPIC33FJ06GS202A
- dsPIC33FJ09GS302

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

TABLE 1-1:	PINOUT	I/O DESC	RIPTION	IS				
Pin Name	Pin Type	Buffer Type	PPS Capable	Description				
AN0-AN7	I	Analog	No	Analog input channels.				
CLKI	I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin				
CLKO	0	_	No	function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.				
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode;				
OSC2	I/O	_	No	CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.				
CN0-CN15	I	ST	No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.				
IC1	I	ST	Yes	Capture Input 1.				
OCFA OC1	I O	ST	Yes Yes	Compare Fault A input (for Compare Channel 1). Compare Output 1.				
		ST	No	External Interrupt 0.				
INT1		ST	Yes	External Interrupt 1.				
INT2	I I	ST	Yes	External Interrupt 2.				
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port.				
RB0-RB15 ⁽¹⁾	I/O	ST	No	PORTB is a bidirectional I/O port.				
RP0-RP15 ⁽¹⁾	I/O	ST	No	Remappable I/O pins.				
T1CK	I	ST	Yes	Timer1 external clock input.				
T2CK		ST	Yes	Timer2 external clock input.				
U1CTS U1RTS	I O	ST	Yes Yes	UART1 Clear-to-Send.				
U1RX		ST	Yes	UART1 Ready-to-Send. UART1 receive.				
U1TX	0	_	Yes	UART1 transmit.				
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1.				
SDI1	1	ST	Yes	SPI1 data in.				
SDO1	0	_	Yes	SPI1 data out.				
SS1	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.				
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.				
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.				
TMS	I	TTL	No	JTAG Test mode select pin.				
ТСК	I	TTL	No	JTAG test clock input pin.				
TDI		TTL	No	JTAG test data input pin.				
TDO	0	-	No	JTAG test data output pin.				
•		compatible	•					
ST = 3	Schmitt Tri	aaer input v	vith CMOS	S levels P = Power O = Output				

TABLE 1-1:PINOUT I/O DESCRIPTIONS

 ST = Schmitt Trigger input with CMOS levels TTL = Transistor-Transistor Logic
 P = Power
 O = Output

 PPS = Peripheral Pin Select
 — = Does not apply

 Note 1:
 Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

2: This pin is available on dsPIC33FJ09GS302 devices only.

Pin Name	Pin Type	Buffer Type	PPS Capable	Description				
CMP1A	I	Analog	No	Comparator 1 Channel A.				
CMP1B	I	Analog	No	Comparator 1 Channel B.				
CMP1C	I	Analog	No	Comparator 1 Channel C.				
CMP1D	I	Analog	No	Comparator 1 Channel D.				
CMP2A	1	Analog	No	Comparator 2 Channel A.				
CMP2B	I	Analog	No	Comparator 2 Channel B.				
CMP2C	I	Analog	No	Comparator 2 Channel C.				
CMP2D	I	Analog	No	Comparator 2 Channel D.				
DACOUT	0	_	No	DAC output voltage.				
ACMP1-ACMP2	0	—	Yes	DAC trigger to PWM module.				
ISRC1 ⁽²⁾	0		No	Constant Current Source Output 1.				
ISRC2 ⁽²⁾	0		No	Constant Current Source Output 2.				
ISRC3 ⁽²⁾	0		No	Constant Current Source Output 3.				
SRC4 ⁽²⁾	0	_	No	Constant Current Source Output 4.				
EXTREF	I	Analog	No	External voltage reference input for the reference DACs.				
REFCLKO	0		Yes	REFCLKO output signal is a postscaled derivative of the system				
clock.								
FLT1-FLT8	I	ST	Yes	Fault inputs to PWM module.				
SYNCI1-SYNCI2	1	ST	Yes	External synchronization signal to PWM master time base.				
SYNCO1	Ö	_	Yes	PWM master time base for external device synchronization.				
PWM1L	Õ		No	PWM1 low output.				
PWM1H	Ő		No	PWM1 high output.				
PWM2L	0		No					
PWM2H	ŏ		No	PWM2 low output. PWM2 high output.				
PWM4L	ŏ		Yes	PWM4 low output.				
PWM4H	ŏ	_	Yes	PWM4 high output.				
PGED1	1/O	ST	No	Data I/O pin for programming/debugging Communication Channel 1				
PGEC1	I	ST	No	Clock input pin for programming/debugging Communication Channel 1.				
PGED2	I/O	ST	No	Data I/O pin for programming/debugging Communication Channel 2				
PGEC2		ST	No	Clock input pin for programming/debugging Communication				
				Channel 2.				
PGED3 ⁽¹⁾	I/O	ST	No	Data I/O pin for programming/debugging Communication Channel 3				
PGEC3 ⁽¹⁾	1	ST	No	Clock input pin for programming/debugging Communication				
0200		01		Channel 3.				
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.				
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times. AVDD is connected to VDD on 18 and 28-pin devices.				
AVSS	Р	Р	No	Ground reference for analog modules. AVss is connected to Vss on 18 and 28-pin devices.				
/DD	Р	_	No	Positive supply for peripheral logic and I/O pins.				
VCAP	Р	—	No	CPU logic filter capacitor connection.				
Vss	Р	—	No	Ground reference for logic and I/O pins.				
ST = S	chmitt Tri	compatible gger input v	vith CMOS					

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

TTL = Transistor-Transistor Logic
 PPS = Peripheral Pin Select — = Does not apply
 Note 1: Not all pins are available on all devices. Refer to the specific device in the "Pin Diagrams" section for availability.

2: This pin is available on dsPIC33FJ09GS302 devices only.

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ06GS001/101A/ 102A/202A and dsPIC33FJ09GS302 family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names which must always be connected:


- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, regardless if ADC module is not used
- (see Section 2.2 "Decoupling Capacitors")
 VCAP
- (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP™ Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")

2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, upward of tens of MHz, add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible; for example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device; typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP)

A low-ESR (<0.5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 25.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to Section 22.2 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin


The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- Device Programming and Debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





2.5 ICSP[™] Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins, are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and Input Voltage High (VIH) and Input Voltage Low (VIL) pin requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins), programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICETM.

For more information on MPLAB ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site (www.microchip.com):

- "Using MPLAB[®] ICD 3" (poster) (DS51765)
- "Multi-Tool Design Advisory" (DS51764)
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" (DS51616)
- *"Using MPLAB[®] REAL ICE™"* (poster) (DS51749)


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < F_{IN} < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside of this range, the application must start up in the FRC mode first. The default PLL settings after a POR, with an oscillator frequency outside of this range, will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG register.

The bits in the registers that correspond to the Analog-to-Digital pins that are initialized by MPLAB ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain Analog-to-Digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all Analog-to-Digital pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os


Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

2.10 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-4 through Figure 2-8.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302








FIGURE 2-6: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER





FIGURE 2-7: INTERLEAVED PFC






FIGURE 2-8: PHASE-SHIFTED FULL-BRIDGE CONVERTER

NOTES:

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS70204) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies from device to device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a Data, Address or Address Offset register. The sixteenth working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the devices are capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data space mapping feature lets any instruction access program space as if it were data space.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits, right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

3.3 Special MCU Features

A 17-bit by 17-bit single-cycle multiplier is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0). The 16/16 and 32/16 divide operations are supported, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.





FIGURE 3-1: CPU CORE BLOCK DIAGRAM





3.4 CPU Control Registers

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB ^(1,4)	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	C
bit 7					_		bit (
Legend:							
C = Clearable	e bit	R = Readable	e bit	U = Unimplei	mented bit, read	as '0'	
S = Settable	bit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unk	nown		
bit 15	OA: Accumu	lator A Overflov	v Status bit				
		ator A overflowe ator A has not c					
bit 14	OB: Accumu	lator B Overflov	v Status bit				
		ator B overflowe ator B has not c					
bit 13	SA: Accumu	lator A Saturatio	on 'Sticky' Sta	tus bit ⁽¹⁾			
		ator A is saturat ator A is not sat		en saturated at	some time		
bit 12	SB: Accumu	lator B Saturatio	on 'Sticky' Sta	tus bit ⁽¹⁾			
		ator B is saturat ator B is not sat		en saturated at	some time		
bit 11	0AB: 0A 0	OB Combined A	ccumulator C	verflow Status	bit		
		ators A or B hav Accumulators A					
bit 10	SAB: SA S	B Combined A	ccumulator 'Si	ticky' Status bit	(1,4)		
	1 = Accumul		saturated or	have been sat	urated at some t	time in the pas	t
bit 9	DA: DO Loop	Active bit					
	1 = DO loop i	n progress					
	-	not in progress					
bit 8		U Half Carry/Bo					
	of the re	sult occurred		-	data) or 8th low-o	·	
		/-out from the 4 the result occur		oit (for byte-siz	ed data) or 8th	low-order bit (1	for word-size
Note 1: Th	nis bit can be rea	ad or cleared (n	ot set).				
Le					ON<3>) to form 3 = 1. User inter		

REGISTER 3-1: SR: CPU STATUS REGISTER

- **3:** The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).
- 4: Clearing this bit will clear SA and SB.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3) 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of a magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

Note 1: This bit can be read or cleared (not set).

- 2: The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL if IPL3 = 1. User interrupts are disabled when IPL3 = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).
- 4: Clearing this bit will clear SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_	_		US	EDT ⁽¹⁾		DL<2:0>	
pit 15							bit
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7	02	0/11211		20			bit
Legend:		C = Clearable	a hit				
R = Readable	hit	W = Writable		-n = Value at	POR	'1' = Bit is set	
0' = Bit is clear		'x = Bit is unk			nented bit, read		
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	•		/Signed Contro	ol bit			
	1 = DSP engi	ne multiplies a ne multiplies a	re unsigned				
bit 11	•		ation Control b	it(1)			
				current loop ite	eration		
bit 10-8		Loop Nesting	Level Status bi	ts			
	111 = 7 DO lo						
	•						
	001 = 1 DO lo 000 = 0 DO lo	•					
bit 7	SATA: ACCA	Saturation En	able bit				
		itor A saturatio itor A saturatio					
bit 6	SATB: ACCB	Saturation En	able bit				
		itor B saturatio itor B saturatio					
bit 5	SATDW: Data	a Space Write	from DSP Eng	ine Saturation	Enable bit		
			tion is enabled tion is disabled				
bit 4	ACCSAT: Acc	cumulator Satu	ration Mode S	elect bit			
		ration (super s ration (normal					
bit 3			Level Status b	oit 3(2)			
	1 = CPU Inter	rupt Priority Le	evel is greater evel is 7 or les	than 7			
bit 2			ity in Data Spa				
			e in data space sible in data sp				
bit 1	•	ng Mode Sele	•				
	1 = Biased (co	onventional) ro	ounding is enal rounding is ena				
bit 0			tiplier Mode Se				
	-		or DSP multiply	/ ops			

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

3.5 Arithmetic Logic Unit (ALU)

The ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-Bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.5.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- · 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/ 16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 devices feature a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (for example, ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:


- Fractional or Integer DSP Multiply (IF)
- Signed or Unsigned DSP Multiply (US)
- Conventional or Convergent Rounding (RND)
- Automatic Saturation On/Off for ACCA (SATA)
- Automatic Saturation On/Off for ACCB (SATB)
- Automatic Saturation On/Off for Writes to Data Memory (SATDW)
- Accumulator Saturation mode Selection (ACCSAT)
- A block diagram of the DSP engine is shown in Figure 3-3.

SUMMARY						
Algebraic Operation	ACC Write Back					
A = 0	Yes					
$A = (x - y)^2$	No					
$A = A + (x - y)^2$	No					
A = A + (x * y)	Yes					
$A = A + x^2$	No					
No change in A	Yes					
A = x * y	No					
$A = x^2$	No					
A = -x * y	No					
A = A - x * y	Yes					
	Algebraic Operation $A = 0$ $A = (x - y)^2$ $A = A + (x - y)^2$ $A = A + (x * y)$ $A = A + x^2$ No change in A $A = x * y$ $A = x^2$ $A = -x * y$					

TABLE 3-1: DSP INSTRUCTIONS SUMMARY

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302





3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed 2's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit 2's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0
- For a 32-bit integer, the data range is
 -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF)

When the multiplier is configured for fractional multiplication, the data is represented as a 2's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit 2's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed-sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented)
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: This is a catastrophic overflow in which the sign of the accumulator is destroyed
- Overflow into guard bits, 32 through 39: This is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- · OA: ACCA overflowed into guard bits
- OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

SB: ACCB saturated (bit 31 overflow and saturation)

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- · OAB: Logical OR of OA and OB
- · SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller"**). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS Register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation: When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).
- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x008000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.
- Bit 39 Catastrophic Overflow: Bit 39 Overflow Status bit, from the adder, is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.6.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.6.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented
- If it is '0', ACCxH is not modified

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see Section 3.6.3.2 "Data Space Write Saturation"). For the MAC class of instructions, the accumulator writeback operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

3.6.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 15 for left shifts.

NOTES:

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 4.** "Program **Memory**" (DS70203) in the "*dsPIC33F/ PIC24H Family Reference Manual*", which is available from the Microchip web site (www.microchip.com).

The device architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.


4.1 Program Address Space

The device program address memory space is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.7 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the constant current source trim value and Device ID sections of the configuration memory space.

The device memory maps are shown in Figure 4-1.

FIGURE 4-1: PROGRAM MEMORY MAPS FOR dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 DEVICES



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (see Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during the code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

The devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The CPU has a separate, 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps are shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.7.3 "Reading Data from Program Memory Using Program Space Visibility").

All devices implement up to 1 Kbyte of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes Post-Modified Register Indirect Addressing mode [Ws++], which results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.





FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJ06GS001/101A/102A DEVICES WITH 256 BYTES OF RAM



4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, included in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All Effective Addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.3 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP

IABLE 4-	••																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit	3 Bit 2	2 Bit	1 Bit 0	All Resets
WREG0	0000						W	/orking Regist	er 0									0000
WREG1	0002						W	/orking Regist	er 1									0000
WREG2	0004						W	/orking Regist	er 2									0000
WREG3	0006						W	/orking Regist	er 3									0000
WREG4	0008						W	/orking Regist	er 4									0000
WREG5	000A						W	/orking Regist	er 5						,			0000
WREG6	000C						W	/orking Regist	er 6						,			0000
WREG7	000E						W	/orking Regist	er 7									0000
WREG8	0010						N	/orking Regist	er 8									0000
WREG9	0012						W	/orking Regist	er 9									0000
WREG10	0014						W	orking Registe	er 10									0000
WREG11	0016						W	orking Registe	er 11									0000
WREG12	0018						W	orking Registe	er 12									0000
WREG13	001A						W	orking Registe	er 13									0000
WREG14	001C		Working Register 14 Working Register 15															0000
WREG15	001E						W	orking Registe	er 15									0800
SPLIM	0020		Stack Pointer Limit Register															XXXX
ACCAL	0022																	XXXX
ACCAH	0024							ACCAH										XXXX
ACCAU	0026	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>				ACCA	٩U				XXXX
ACCBL	0028							ACCBL										XXXX
ACCBH	002A							ACCBH										XXXX
ACCBU	002C	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>				ACCB	3U				XXXX
PCL	002E						Program C	ounter Low W	ord Register									0000
PCH	0030	_	_	_	_	_	_	_	_			Program	Counter Hig	igh Byt	e Regist	er		0000
TBLPAG	0032	_	_	_	_	_	_	_	_			Table Pag	ge Address	Pointe	er Regist	er		0000
PSVPAG	0034	_	_	_	_	_	_	_	_	1	Program	Memory V	- /isibility Pag	e Add	ress Poir	iter Reg	ister	0000
RCOUNT	0036						Repeat	Loop Counter	r Register				, ,					XXXX
DCOUNT	0038						•	COUNT<15:										XXXX
DOSTARTL	003A						DOST	ARTL<15:1>									0	XXXX
DOSTARTH	003C	_	_	_	_	_	_	_	_	_	_		DC	OSTAR	RTH<5:0	>		00xx
DOENDL	003E						DOE	NDL<15:1>									0	xxxx
DOENDH	0040	_	_	_	_	_	_	_	_	_	_			DOE	NDH		_	00xx
SR	0042	OA	ОВ	SA	SB	OAB	SAB	DA	DC		IPL<2:0)>	RA	N	OV	Z	С	0000
Levend		-	-	unimplomente			-	havedeeimel	-									

TABLE 4-1: CPU CORE REGISTER MAP (CONTINUED)

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CORCON	0044	_		_	US	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	0020
MODCON	0046	XMODEN	YMODEN	_	_		BWM	<3:0>			YW	/M<3:0>			XWM	<3:0>		0000
XMODSRT	0048				XS<15:1>													XXXX
XMODEND	004A				XE<15:1>												1	XXXX
YMODSRT	004C						Y	S<15:1>									0	XXXX
YMODEND	004E						Y	E<15:1>									1	XXXX
XBREV	0050	BREN						XB<	:14:0>									XXXX
DISICNT	0052	_	_	Disable Interrupts Counter Register														XXXX

Legend:

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ06GS001 AND dsPIC33FJ06GS101A

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	_	_		—	_	_	_	_	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNPU1	0068	—	—		_					CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ06GS102A, dsPIC33FJ06GS202A, AND dsPIC33FJ09GS302

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset s
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	—	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	_	ADIF	_	_	_	_	_	T2IF	—	_	_	T1IF	_	_	INTOIF	0000
IFS1	0086	—	-	INT2IF	_	_	_	_	_	—	_	_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	008A	_	_	_	_	_	_	PSEMIF	_	_	_	_	_	_	_	_	_	0000
IFS4	008C	_	_	—	_	—	_	_	_	_	—	_	_	_	_	_	—	0000
IFS5	008E	_	PWM1IF	—	_	—	_	_	_	_	—	_	_	_	_	_	JTAGIF	0000
IFS6	0090	ADCP1IF	ADCP0IF	_	_	_	_	_	_	AC2IF	—	_	_	_	_	PWM4IF	_	0000
IFS7	0092	—	_	_	_	_	_	_	_	—	_	_	ADCP6IF	_	_	ADCP3IF	_	0000
IEC0	0094	—	-	ADIE	_	_	_	_	_	T2IE	—	_	_	T1IE	_	_	INT0IE	0000
IEC1	0096	—	-	INT2IE	_	_	_	_	_	—	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC3	009A	—	-	_	_	_	_	PSEMIE	_	—	—	_	_	_	_	_	_	0000
IEC4	009C	—	-	_	_	_	_	_	_	—	_	_	_	_	_	_	_	0000
IEC5	009E	—	PWM1IE	_	_	_	_	_	_	—	_	_	_	_	_	_	JTAGIE	0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	_	_	_	_	_	AC2IE	—	_	_	_	_	PWM4IE	_	0000
IEC7	00A2	—	_	_	_	_	_	_	_	—	—	_	ADCP6IE	_	_	ADCP3IE	_	0000
IPC0	00A4	_		T1IP<2:0>		_	_	_	_	_	_	_	_	_		INT0IP<2:0>		4004
IPC1	00A6	_		T2IP<2:0>		_	_	_		_	_	_	_	_	_	_	_	4000
IPC3	00AA	_	_	_	_	_	_	_	_			ADIP<2:0	>	_	_	_	_	0040
IPC4	00AC	_		CNIP<2:0>		_	ŀ	AC1IP<2:0	>	_	M	II2C1IP<2	0>	_	S	SI2C1IP<2:0>		4444
IPC5	00AE	_	_	_	_	_	_	_	_	_	_	_	_	_		INT1IP<2:0>		0004
IPC7	00B2	_		_	_	_		_	—	—	I	NT2IP<2:()>					0040
IPC14	00C0	_	_	_	_	_	_	_	_	_	Р	SEMIP<2	0>	_	_	_	_	0040
IPC20	00CC	_	_	_	_	_	_	_	_	_	_	_	_	_		JTAGIP<2:0>		0004
IPC23	00D2			—	_	—	P	WM1IP<2:	0>	—	—	-	_			_	_	0400
IPC24	00D4			—	_	—	-	—		_	P	WM4IP<2	:0>		_			0040
IPC25	00D6			AC2IP<2:0>		—		—	_	_	—	—	_		_	_	—	4400
IPC27	00DA		A	DCP1IP<2:0	>	—	A	DCP0IP<2	:0>	—	—	—	_					4000
IPC28	00DC			—	—	—	_	—	—	_	A	DCP3IP<2	:0>		_	_	—	0040
IPC29	00DE	_		—	_	_	_	_		_	—	_	_	_	A	DCP6IP<2:0	>	0004
INTTREG	00E0	_	_	_	_		ILR<	3:0>		_				VECNUM<6:	0>			0000

TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06GS001 DEVICES ONLY

| | | -
 | -

 |
 | | | |
 | -33FJU60 | | | | | |
 | | |
|--------------|---
--
--
--

--
---|---|--|--|---|---|---|--
---|---|---|--|---
--|
| SFR
Addr. | Bit 15 | Bit 14
 | Bit 13

 | Bit 12
 | Bit 11 | Bit 10 | Bit 9 | Bit 8
 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1
 | Bit 0 | All
Resets |
| 0080 | NSTDIS | OVAERR
 | OVBERR

 | COVAERR
 | COVBERR | OVATE | OVBTE | COVTE
 | SFTACERR | DIV0ERR | _ | MATHERR | ADDRERR | STKERR | OSCFAIL
 | _ | 0000 |
| 0082 | ALTIVT | DISI
 | _

 | _
 | _ | | _ | —
 | _ | _ | | _ | _ | INT2EP | INT1EP
 | INT0EP | 0000 |
| 0084 | _ | _
 | ADIF

 | U1TXIF
 | U1RXIF | SPI1IF | SPI1EIF | _
 | T2IF | _ | | _ | T1IF | OC1IF | _
 | INTOIF | 0000 |
| 0086 | _ | -
 | INT2IF

 | _
 | _ | | _ | _
 | _ | _ | | INT1IF | CNIF | _ | MI2C1IF
 | SI2C1IF | 0000 |
| 008A | _ | -
 | _

 | _
 | _ | | PSEMIF | _
 | | _ | | _ | _ | _ | _
 | _ | 0000 |
| 008C | _ |
 | _

 | _
 | _ | _ | _ | _
 | _ | _ | _ | _ | _ | _ | U1EIF
 | _ | 0000 |
| 008E | _ | PWM1IF
 | —

 | _
 | _ | _ | _ | _
 | _ | _ | _ | _ | _ | _ | _
 | JTAGIF | 0000 |
| 0090 | ADCP1IF | ADCP0IF
 | _

 | _
 | _ | _ | _ | _
 | _ | _ | _ | _ | _ | _ | PWM4IF
 | _ | 0000 |
| 0092 | — | _
 | _

 | _
 | _ | — | _ | —
 | _ | _ | _ | — | _ | _ | ADCP3IF
 | — | 0000 |
| 0094 | _ | _
 | ADIE

 | U1TXIE
 | U1RXIE | SPI1IE | SPI1EIE | _
 | T2IE | _ | _ | _ | T1IE | OC1IE | _
 | INT0IE | 0000 |
| 0096 | — | _
 | INT2IE

 | _
 | _ | — | _ | —
 | _ | _ | _ | INT1IE | CNIE | _ | MI2C1IE
 | SI2C1IE | 0000 |
| 009A | — | _
 | _

 | _
 | _ | — | PSEMIE | —
 | _ | _ | _ | — | _ | _ | _
 | — | 0000 |
| 009C | — | _
 | _

 | _
 | _ | — | _ | —
 | _ | _ | _ | — | _ | _ | U1EIE
 | — | 0000 |
| 009E | _ | PWM1IE
 | —

 | _
 | _ | _ | _ | _
 | _ | _ | _ | _ | _ | _ | _
 | JTAGIE | 0000 |
| 00A0 | ADCP1IE | ADCP0IE
 | _

 | _
 | _ | — | _ | —
 | _ | _ | _ | — | _ | _ | PWM4IE
 | — | 0000 |
| 00A2 | _ | _
 | —

 | _
 | _ | _ | _ | _
 | _ | _ | _ | _ | _ | _ | ADCP3IE
 | _ | 0000 |
| 00A4 | — |
 | T1IP<2:0>

 |
 | _ | (| DC1IP<2:0 | >
 | _ | _ | _ | — | _ | | INT0IP<2:0>
 | | 4404 |
| 00A6 | — |
 | T2IP<2:0>

 |
 | _ | — | — | _
 | _ | _ | _ | — | _ | _ | _
 | — | 4000 |
| 00A8 | _ | I
 | U1RXIP<2:0

 | >
 | _ | 9 | SPI1IP<2:0 | >
 | _ | 9 | SPI1EIP<2:0 |)> | _ | _ | _
 | _ | 4440 |
| 00AA | _ | _
 | _

 | _
 | _ | _ | _ | _
 | | | ADIP<2:0> | | _ | ι | J1TXIP<2:0>
 | | 0044 |
| 00AC | _ |
 | CNIP<2:0>

 |
 | _ | _ | _ | _
 | _ | Ν | /II2C1IP<2:0 |)> | _ | 5 | SI2C1IP<2:0>
 | • | 4044 |
| 00AE | _ | _
 | _

 | _
 | _ | _ | _ | _
 | _ | _ | _ | - | _ | | INT1IP<2:0>
 | | 0004 |
| 00B2 | _ | _
 | _

 | _
 | _ | _ | _ | _
 | _ | | INT2IP<2:0 | > | _ | _ | _
 | _ | 0040 |
| 00C0 | _ | _
 | _

 | _
 | _ | _ | _ | _
 | _ | F | PSEMIP<2:0 |)> | _ | _ | _
 | _ | 0040 |
| 00C4 | _ | _
 | _

 | _
 | _ | _ | _ | _
 | _ | | U1EIP<2:0 | > | _ | _ | _
 | _ | 0040 |
| 00CC | _ | _
 | _

 | _
 | _ | _ | _ | _
 | _ | _ | _ | - | _ | | JTAGIP<2:0>
 | | 0004 |
| 00D2 | _ | _
 | _

 | _
 | _ | P | WM1IP<2: | 0>
 | _ | _ | _ | _ | _ | _ | _
 | _ | 0400 |
| 00D4 | |
 |

 | _
 | _ | | _ |
 | _ | F | WM4IP<2:0 |)> | _ | _ | _
 | _ | 0040 |
| 00DA | _ | A
 | DCP1IP<2:

 |)>
 | _ | A | DCP0IP<2 | :0>
 | _ | | | | | _ | 4400
 | | |
| 00DC | _ | _
 |

 | _
 | _ | — | |
 | _ | А | DCP3IP<2: | 0> | | _ | _
 | _ | 0040 |
| 00E0 | _ | _
 | _

 | _
 | | ILR<3 | 3:0> | | | | | | | | | | | | | | | |
 | _ | | | V | /ECNUM<6:0 | > |
 | | 0000 |
| | Addr. 0080 0082 0084 0086 0086 0087 0086 0086 0087 00986 0090 0092 0094 0090 0092 0094 0096 0092 0094 0096 0092 0044 0040 0042 0044 0046 0048 0044 0046 0047 0048 0044 0046 0047 0047 0047 0047 0047 0047 0047 0047 0047 0047 0047 0047 0047 0047 0047 0447 | Addr. Bit 1s 0080 NSTDIS 0082 ALTIVT 0084 — 0086 — 0086 — 0086 — 0087 — 0088 — 0080 ADCP1IF 0091 ADCP1IF 0092 — 0094 — 0095 — 0096 — 0097 — 0098 — 00990 ADCP1IF 0091 — 0092 — 0093 — 0094 — 0095 — 0096 — 0097 — 0040 — 0041 — 0042 — 0043 — 0044 — 0050 — 0050 — 00504 — 0504 <td>Addr. Bit 15 Bit 14 0080 NSTDIS OVAERR 0082 ALTIVT DISI 0084 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0087 — — 0088 — PWM1IF 0090 ADCP1IF ADCP0IF 0092 — — 0094 — — 0095 — PWM1IE 0040 ADCP1IE ADCP0IE 0041 — — 0042 — — 0043 — — 0044 — — 0045 — — <t< td=""><td>Addr. Bit 15 Bit 14 Bit 13 0080 NSTDIS OVAERR OVBERR 0082 ALTIVT DISI — 0084 — — ADIF 0086 — — ADIF 0086 — — INT2IF 0086 — — — 0086 — — — 0086 — — — 0086 — — — 0086 — — — 0086 — PWM1IF — 0090 ADCP1IF ADCP0IF ADIE 0092 — — — 0094 — — — 0095 — PWM1IE — 0096 — PWM1IE — 0096 — PWM1IE — 0040 ADCP1IE ADCP0IE — 0044 — — —<!--</td--><td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 0080 NSTDIS OVAERR OVBERR COVAERR 0082 ALTIVT DISI — — 0084 — — ADIF U1TXIF 0086 — — INT2IF — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0087 — PWM11F — — 0090 ADCP11F ADCP01F — — 0091 — — — — 0092 — — ADIE U1TXIE 0094 — — — — 0095 — PWM11E — — 0040 — T11P<2:0></td><td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR 0082 ALTIVT DISI — — — 0084 — — ADIF U1TXIF U1RXIF 0086 — — INT2IF — — 0086 — — — — — 0086 — — — — — 0086 — — — — — 0086 — PWM1IF — — — 0080 ADCP1IF ADCP0IF — — — 0091 ADCP1IF ADCP0IF INT2IE — — 0092 — — ADIF U1TXIE U1RXIE 0094 — — — — — 0095 — PWM1IE — — —</td><td>Addr. Bit 13 Bit 12 Bit 11 Bit 10 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE 0084 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — MOTE — — — — 0086 — — — — — — — 0086 — PWM1IF — — — — — 0080 MCP1IF ADCP0IF — — — — — 0092 — — ADIE U1TXIE U1RXIE SPI1IE 0094 — — ADIE U1TXIE U1RXIE SPI1E 0095 — PWM1IE — — — <</td><td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 20 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE OVBTE 0082 ALTIVT DISI — — — — — 0084 — — ADIF U1TXIF U1RXIF SPI1IF SPI1IF 0086 — — MADIF U1TXIF U1RXIF SPI1IF SPI1IF 0086 — — — — — — — — 0086 — PWM1IF — — — — — — — 0086 — PWM1IF — — — — — — — — — — — … … … … … … … … … … … … … … … … … …</td><td>Addr. Bit 15 Bit 14 Bit 73 Bit 72 Bit 71 Bit 70 Bit 90 COVTE 0080 ALTVT DISI </td><td>Addr. Bit 19 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR OVBERR OVBTE COVATE COVTE SFTACERR 0084 JDIS III III UITXIF UIRXIF SPI11F SPI11F III IIII IIII IIIII IIIIII IIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII</td><td>Addr. Bit 14 Bit 13 Bit 12 Bit 10 Bit 70 COURE 0080 NSTDIS OVAERR OVAER COVAERR COVAERR COVAER COVAER</td><td>Addr. Bit 10 Bit 13 Bit 14 Bit 12 Bit 10 Bit 70 Bit 8 Bit 7 Bit 8 Bit 7 Bit 8 0080 NSTDIS OVAERR OVBERR COVBERR COVBERR OVBER COVT SFIACERR DIVOERR Image: 100 and 10</td><td>Add. Bit 19 Bit 10 Bit 10 Bit 30 Bit 70 Strip 7</td><td>Add, Bit 7 Bit 72 Bit 71 Bit 70 Bit 70</td></td></t<><td>Addr. Bit No Bit No<!--</td--><td>Addr. Bit N Bit N</td><td>data bit 0 <th< td=""></th<></td></td></td> | Addr. Bit 15 Bit 14 0080 NSTDIS OVAERR 0082 ALTIVT DISI 0084 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0086 — — 0087 — — 0088 — PWM1IF 0090 ADCP1IF ADCP0IF 0092 — — 0094 — — 0095 — PWM1IE 0040 ADCP1IE ADCP0IE 0041 — — 0042 — — 0043 — — 0044 — — 0045 — — <t< td=""><td>Addr. Bit 15 Bit 14 Bit 13 0080 NSTDIS OVAERR OVBERR 0082 ALTIVT DISI — 0084 — — ADIF 0086 — — ADIF 0086 — — INT2IF 0086 — — — 0086 — — — 0086 — — — 0086 — — — 0086 — — — 0086 — PWM1IF — 0090 ADCP1IF ADCP0IF ADIE 0092 — — — 0094 — — — 0095 — PWM1IE — 0096 — PWM1IE — 0096 — PWM1IE — 0040 ADCP1IE ADCP0IE — 0044 — — —<!--</td--><td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 0080 NSTDIS OVAERR OVBERR COVAERR 0082 ALTIVT DISI — — 0084 — — ADIF U1TXIF 0086 — — INT2IF — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0087 — PWM11F — — 0090 ADCP11F ADCP01F — — 0091 — — — — 0092 — — ADIE U1TXIE 0094 — — — — 0095 — PWM11E — — 0040 — T11P<2:0></td><td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR 0082 ALTIVT DISI — — — 0084 — — ADIF U1TXIF U1RXIF 0086 — — INT2IF — — 0086 — — — — — 0086 — — — — — 0086 — — — — — 0086 — PWM1IF — — — 0080 ADCP1IF ADCP0IF — — — 0091 ADCP1IF ADCP0IF INT2IE — — 0092 — — ADIF U1TXIE U1RXIE 0094 — — — — — 0095 — PWM1IE — — —</td><td>Addr. Bit 13 Bit 12 Bit 11 Bit 10 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE 0084 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — MOTE — — — — 0086 — — — — — — — 0086 — PWM1IF — — — — — 0080 MCP1IF ADCP0IF — — — — — 0092 — — ADIE U1TXIE U1RXIE SPI1IE 0094 — — ADIE U1TXIE U1RXIE SPI1E 0095 — PWM1IE — — — <</td><td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 20 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE OVBTE 0082 ALTIVT DISI — — — — — 0084 — — ADIF U1TXIF U1RXIF SPI1IF SPI1IF 0086 — — MADIF U1TXIF U1RXIF SPI1IF SPI1IF 0086 — — — — — — — — 0086 — PWM1IF — — — — — — — 0086 — PWM1IF — — — — — — — — — — — … … … … … … … … … … … … … … … … … …</td><td>Addr. Bit 15 Bit 14 Bit 73 Bit 72 Bit 71 Bit 70 Bit 90 COVTE 0080 ALTVT DISI </td><td>Addr. Bit 19 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR OVBERR OVBTE COVATE COVTE SFTACERR 0084 JDIS III III UITXIF UIRXIF SPI11F SPI11F III IIII IIII IIIII IIIIII IIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII</td><td>Addr. Bit 14 Bit 13 Bit 12 Bit 10 Bit 70 COURE 0080 NSTDIS OVAERR OVAER COVAERR COVAERR COVAER COVAER</td><td>Addr. Bit 10 Bit 13 Bit 14 Bit 12 Bit 10 Bit 70 Bit 8 Bit 7 Bit 8 Bit 7 Bit 8 0080 NSTDIS OVAERR OVBERR COVBERR COVBERR OVBER COVT SFIACERR DIVOERR Image: 100 and 10</td><td>Add. Bit 19 Bit 10 Bit 10 Bit 30 Bit 70 Strip 7</td><td>Add, Bit 7 Bit 72 Bit 71 Bit 70 Bit 70</td></td></t<> <td>Addr. Bit No Bit No<!--</td--><td>Addr. Bit N Bit N</td><td>data bit 0 <th< td=""></th<></td></td> | Addr. Bit 15 Bit 14 Bit 13 0080 NSTDIS OVAERR OVBERR 0082 ALTIVT DISI — 0084 — — ADIF 0086 — — ADIF 0086 — — INT2IF 0086 — — — 0086 — — — 0086 — — — 0086 — — — 0086 — — — 0086 — PWM1IF — 0090 ADCP1IF ADCP0IF ADIE 0092 — — — 0094 — — — 0095 — PWM1IE — 0096 — PWM1IE — 0096 — PWM1IE — 0040 ADCP1IE ADCP0IE — 0044 — — — </td <td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 0080 NSTDIS OVAERR OVBERR COVAERR 0082 ALTIVT DISI — — 0084 — — ADIF U1TXIF 0086 — — INT2IF — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0087 — PWM11F — — 0090 ADCP11F ADCP01F — — 0091 — — — — 0092 — — ADIE U1TXIE 0094 — — — — 0095 — PWM11E — — 0040 — T11P<2:0></td> <td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR 0082 ALTIVT DISI — — — 0084 — — ADIF U1TXIF U1RXIF 0086 — — INT2IF — — 0086 — — — — — 0086 — — — — — 0086 — — — — — 0086 — PWM1IF — — — 0080 ADCP1IF ADCP0IF — — — 0091 ADCP1IF ADCP0IF INT2IE — — 0092 — — ADIF U1TXIE U1RXIE 0094 — — — — — 0095 — PWM1IE — — —</td> <td>Addr. Bit 13 Bit 12 Bit 11 Bit 10 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE 0084 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — MOTE — — — — 0086 — — — — — — — 0086 — PWM1IF — — — — — 0080 MCP1IF ADCP0IF — — — — — 0092 — — ADIE U1TXIE U1RXIE SPI1IE 0094 — — ADIE U1TXIE U1RXIE SPI1E 0095 — PWM1IE — — — <</td> <td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 20 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE OVBTE 0082 ALTIVT DISI — — — — — 0084 — — ADIF U1TXIF U1RXIF SPI1IF SPI1IF 0086 — — MADIF U1TXIF U1RXIF SPI1IF SPI1IF 0086 — — — — — — — — 0086 — PWM1IF — — — — — — — 0086 — PWM1IF — — — — — — — — — — — … … … … … … … … … … … … … … … … … …</td> <td>Addr. Bit 15 Bit 14 Bit 73 Bit 72 Bit 71 Bit 70 Bit 90 COVTE 0080 ALTVT DISI </td> <td>Addr. Bit 19 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR OVBERR OVBTE COVATE COVTE SFTACERR 0084 JDIS III III UITXIF UIRXIF SPI11F SPI11F III IIII IIII IIIII IIIIII IIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII</td> <td>Addr. Bit 14 Bit 13 Bit 12 Bit 10 Bit 70 COURE 0080 NSTDIS OVAERR OVAER COVAERR COVAERR COVAER COVAER</td> <td>Addr. Bit 10 Bit 13 Bit 14 Bit 12 Bit 10 Bit 70 Bit 8 Bit 7 Bit 8 Bit 7 Bit 8 0080 NSTDIS OVAERR OVBERR COVBERR COVBERR OVBER COVT SFIACERR DIVOERR Image: 100 and 10</td> <td>Add. Bit 19 Bit 10 Bit 10 Bit 30 Bit 70 Strip 7</td> <td>Add, Bit 7 Bit 72 Bit 71 Bit 70 Bit 70</td> | Addr. Bit 15 Bit 14 Bit 13 Bit 12 0080 NSTDIS OVAERR OVBERR COVAERR 0082 ALTIVT DISI — — 0084 — — ADIF U1TXIF 0086 — — INT2IF — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0086 — — — — 0087 — PWM11F — — 0090 ADCP11F ADCP01F — — 0091 — — — — 0092 — — ADIE U1TXIE 0094 — — — — 0095 — PWM11E — — 0040 — T11P<2:0> | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR 0082 ALTIVT DISI — — — 0084 — — ADIF U1TXIF U1RXIF 0086 — — INT2IF — — 0086 — — — — — 0086 — — — — — 0086 — — — — — 0086 — PWM1IF — — — 0080 ADCP1IF ADCP0IF — — — 0091 ADCP1IF ADCP0IF INT2IE — — 0092 — — ADIF U1TXIE U1RXIE 0094 — — — — — 0095 — PWM1IE — — — | Addr. Bit 13 Bit 12 Bit 11 Bit 10 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE 0084 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — ADIF U1TXIF U1RXIF SPI1IF 0086 — — MOTE — — — — 0086 — — — — — — — 0086 — PWM1IF — — — — — 0080 MCP1IF ADCP0IF — — — — — 0092 — — ADIE U1TXIE U1RXIE SPI1IE 0094 — — ADIE U1TXIE U1RXIE SPI1E 0095 — PWM1IE — — — < | Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 20 0080 NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE OVBTE 0082 ALTIVT DISI — — — — — 0084 — — ADIF U1TXIF U1RXIF SPI1IF SPI1IF 0086 — — MADIF U1TXIF U1RXIF SPI1IF SPI1IF 0086 — — — — — — — — 0086 — PWM1IF — — — — — — — 0086 — PWM1IF — — — — — — — — — — — … … … … … … … … … … … … … … … … … … | Addr. Bit 15 Bit 14 Bit 73 Bit 72 Bit 71 Bit 70 Bit 90 COVTE 0080 ALTVT DISI | Addr. Bit 19 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0080 NSTDIS OVAERR OVBERR COVAERR COVAERR OVBERR OVBTE COVATE COVTE SFTACERR 0084 JDIS III III UITXIF UIRXIF SPI11F SPI11F III IIII IIII IIIII IIIIII IIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | Addr. Bit 14 Bit 13 Bit 12 Bit 10 Bit 70 COURE 0080 NSTDIS OVAERR OVAER COVAERR COVAERR COVAER COVAER | Addr. Bit 10 Bit 13 Bit 14 Bit 12 Bit 10 Bit 70 Bit 8 Bit 7 Bit 8 Bit 7 Bit 8 0080 NSTDIS OVAERR OVBERR COVBERR COVBERR OVBER COVT SFIACERR DIVOERR Image: 100 and 10 | Add. Bit 19 Bit 10 Bit 10 Bit 30 Bit 70 Strip 7 | Add, Bit 7 Bit 72 Bit 71 Bit 70 Bit 70 | Addr. Bit No Bit No </td <td>Addr. Bit N Bit N</td> <td>data bit 0 <th< td=""></th<></td> | Addr. Bit N Bit N | data bit 0 bit 0 <th< td=""></th<> |

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06GS101A DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

IABLE	4-0.			CONTR	OLLER	REGIST		FTUR	USFIC	33FJU6G	3 102A L			I				
File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_		—		—	_	I	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF		T2IF		I	_	T1IF	OC1IF	_	INT0IF	0000
IFS1	0086	_	_	INT2IF	_	—	_	—	_	—	_	_	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS3	008A	—	_	_	—	—	_	PSEMIF	—	—	_	_	_	_	_	_	—	0000
IFS4	008C	_	_	_	_	_	_	-	_	_	_	_	_	_		U1EIF	_	0000
IFS5	008E	PWM2IF	PWM1IF	_	_	_	_	-	_	_	_	_	_	_		_	JTAGIF	0000
IFS6	0090	ADCP1IF	ADCP0IF	_	_	_	_	-	_	_	_	_	_	_		_	_	0000
IFS7	0092	_	_	_	_	_	_	-	_	_	_	_	_	_		_	ADCP2IF	0000
IEC0	0094	_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	_	T2IE	_	_	_	T1IE	OC1IE	_	INT0IE	0000
IEC1	0096	_	_	INT2IE	_	_	_	-	_	_	_	_	INT1IE	CNIE		MI2C1IE	SI2C1IE	0000
IEC3	009A	_	_	_	_	_	_	PSEMIE	_	_	_	_	_	_		_	_	0000
IEC4	009C	_	_	_	_	_	_	-	_	_	_	_	_	_		U1EIE	_	0000
IEC5	009E	PWM2IE	PWM1IE	_	_	_	_	-	_	_	_	_	_	_		_	JTAGIE	0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	_	_	_	-	_	_	_	_	_	_		_	_	0000
IEC7	00A2	—	—	—		—		—	—	_	_		—	—	_	_	ADCP2IE	0000
IPC0	00A4	—		T1IP<2:0>		—	C	OC1IP<2:0	>	_	_		—	—	I	NT0IP<2:0>		4404
IPC1	00A6	—		T2IP<2:0>		—		—		_	_		—	—	_	_		4000
IPC2	00A8	—		U1RXIP<2:0)>	—	u ,	SPI1IP<2:0	>	_	SI	PI1EIP<2	:0>	—	_	_		4440
IPC3	00AA	—	—	—		—		—	—			ADIP<2:0	>	—	ι	J1TXIP<2:0>		0044
IPC4	00AC	—		CNIP<2:0>		—	-	—	—	—	М	I2C1IP<2	:0>	—	S	612C11P<2:0>	•	4044
IPC5	00AE	—	—	—		—	-	—	—	—	—		_	—	I	NT1IP<2:0>		0004
IPC7	00B2	—	—	—		—	-	—	—	—	11	NT2IP<2:)>	—	_	_		0040
IPC14	00C0	—	—	—		—	-	—	—	—	P	SEMIP<2	:0>	—	_	_		0040
IPC16	00C4	—	—	—		—	-	—	—	—	ι	J1EIP<2:()>	—	_	_		0040
IPC20	00CC	_	_	_	_	_	_	—	_	_	_	_	_	_	J	TAGIP<2:0>		0004
IPC23	00D2	—		PWM2IP<2:0)>	_	P	WM1IP<2:	0>	_			—	_	_	—	_	4400
IPC27	00DA	—	ŀ	ADCP1IP<2:	0>	_	A	DCP0IP<2:	:0>	_			—	_	_	—	—	4400
IPC28	00DC	—	—	_	_	_	_	—	—	—		_	—	_	A	DCP2IP<2:0	>	0004
INTTREG	00E0	_	—	—			ILR<	3:0>		_				VECNUM<6:	0>			0000

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06GS102A DEVICES ONLY

IADLE	4-1.		LINIOF		NOLLEN				IN USFI	COOLING	002027							
File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	—	—	_	_	—	_	-	—	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	-	—	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	_	T2IF	—	_	_	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	_	_	INT2IF	_	_	_	_	-	_	_		INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	008A	_	_	_	_	_	_	PSEMIF	-		_		_	_		_		0000
IFS4	008C		_	_	_	_		_	_	_	_	_	_	_		U1EIF		0000
IFS5	008E	PWM2IF	PWM1IF	_	_	_		_	_	_	_	_	_	_		_	JTAGIF	0000
IFS6	0090	ADCP1IF	ADCP0IF	_	_	_	_	_	_	AC2IF	_	_	_	—	_	_		0000
IFS7	0092	_	_	_	_	_	_	_	_	_	_	_	ADCP6IF	—	_	_	ADCP2IF	0000
IEC0	0094	_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	_	T2IE	_	_	_	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	_	_	INT2IE	_	_	_	_	_	_	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC3	009A		—	—	—	—		PSEMIE			—		_	—	_		_	0000
IEC4	009C		—	—	—	_	-	—			—		—	—		U1EIE		0000
IEC5	009E	PWM2IE	PWM1IE	—	—	_	-	—			—		—	—			JTAGIE	0000
IEC6	00A0	ADCP1IE	ADCP0IE	—	—	—		—		AC2IE	—		_	—	_		_	0000
IEC7	00A2		—	—	—	_	-	—			—		ADCP6IE	—			ADCP2IE	0000
IPC0	00A4			T1IP<2:0>		_	Ū	OC1IP<2:0)>			IC1IP<2:0>	•	—		NT0IP<2:0>		4444
IPC1	00A6			T2IP<2:0>		_	-	—			—		—	—				4000
IPC2	00A8			U1RXIP<2:0)>	_		SPI1IP<2:0)>		5	SPI1EIP<2:0)>	—				4440
IPC3	00AA		—	—	—	_	-	—				ADIP<2:0>		—	ι	J1TXIP<2:0>	•	0044
IPC4	00AC			CNIP<2:0>	•	_		AC1IP<2:0	>		Ν	/II2C1IP<2:0)>	—	9	SI2C1IP<2:0>	>	4444
IPC5	00AE		—	—	—	_	-	—			—		—	—		NT1IP<2:0>		0004
IPC7	00B2		—	—	—	_	-	—				INT2IP<2:0	>	—				0040
IPC14	00C0		—	—	—	_	-	—			F	PSEMIP<2:0)>	—				0040
IPC16	00C4		—	—	—	_	-	—				U1EIP<2:0	>	—				0040
IPC20	00CC		—	—	—	_	-	—			—		—	—	,	ITAGIP<2:0>	•	0004
IPC23	00D2		F	PWM2IP<2:()>	_	Р	WM1IP<2:	0>		—		—	—				4400
IPC25	00D6			AC2IP<2:0	>	—	_	—		-	-	—	—	—	-	_	—	4000
IPC27	00DA		A	ADCP1IP<2:	0>	—	A	DCP0IP<2	:0>	-	-	-	_	—	-	_	_	4400
IPC28	00DC	-	_	_	_	_	_	_	_	_	_	_	_	—	A	DCP2IP<2:0	>	0004
IPC29	00DE	-	_	_	_	_	_	_	-	_	_	_	_	—	A	DCP6IP<2:0	>	0004
INTTREG	00E0	_	_	_	—		ILR<	3:0>		_			١	/ECNUM<6:0)>			0000

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06GS202A DEVICES ONLY

TABLE 4-8:	INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ09GS302 DEVICES ONLY
------------	---

IADLL	4 -0.								1 451 1	0001 000								
File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	_	T2IF			_	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	_	_	INT2IF	_	_	_	_	_	_	_		INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	008A	_	_	_	_	_	_	PSEMIF	_	_	_		_	_	_	_		0000
IFS4	008C	_	_	_	_	_	_	_	_	_	_	_	_	_	_	U1EIF	—	0000
IFS5	008E	PWM2IF	PWM1IF	_	_	_	_	_	_	_	_	_	_	_	_	_	JTAGIF	0000
IFS6	0090	ADCP1IF	ADCP0IF	_	_	_	_	_	_	AC2IF	_		_	_	_	PWM4IF		0000
IFS7	0092	_	_	_	_	_	_	_	_	_	_		ADCP6IF	_	_	ADCP3IF	ADCP2IF	0000
IEC0	0094	_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	_	T2IE	_	_	_	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	_	_	INT2IE	-	—	_	—	_	—	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC3	009A	_	_		-	_	_	PSEMIE	_	_	_	_	_	_	-	_		0000
IEC4	009C	_	_	_	-	_	_	—	_	_	_	_	_	_	_	U1EIE		0000
IEC5	009E	PWM2IE	PWM1IE	_	-	_	_	—	_	_	_	_	_	_	_	_	JTAGIE	0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	-	_	_	—	_	AC2IE	_	_	_	_	_	PWM4IE		0000
IEC7	00A2	—	—	_	-	_	_	—	_	—	_	_	ADCP6IE	_	_	ADCP3IE	ADCP2IE	0000
IPC0	00A4	_		T1IP<2:0>		_	C	0C1IP<2:0	>	_		IC1IP<2:0>	>	_		INT0IP<2:0>		4444
IPC1	00A6	_		T2IP<2:0>		_	_	—		_	_	—	_		-	—		4000
IPC2	00A8	_		U1RXIP<2:0	>	_	S	PI1IP<2:0	>	_	5	SPI1EIP<2:0)>	_	_	_		4440
IPC3	00AA	_	—	—	—			—				ADIP<2:0>	•	_	ι	J1TXIP<2:0>	•	0044
IPC4	00AC	_		CNIP<2:0>		_	A	C1IP<2:0	>	_	Ν	MI2C1IP<2:0)>	_	5	SI2C1IP<2:0>	>	4444
IPC5	00AE	_	_	_	—	_	_	_	_	_	_		_	_		INT1IP<2:0>		0004
IPC7	00B2	_	_	_	_	_	_	_	_	_		INT2IP<2:0	>	_	_	_		0040
IPC14	00C0	_	_	_	_	_	_	_	_	_	F	PSEMIP<2:0)>	_	_	_		0040
IPC16	00C4	_	_	_	_	_	_	_	_	_		U1EIP<2:0	>	_	_	_		0040
IPC20	00CC		_		_		_		_	_	_		_	_		JTAGIP<2:0>		0004
IPC23	00D2	_	F	PWM2IP<2:0)>	_	P\	VM1IP<2:	0>	_	_	_	_	_	_	—	—	4400
IPC24	00D4	_	—	—	—	_	—	—	—	_	F	PWM4IP<2:	0>	_	_	_	_	0040
IPC25	00D6	_		AC2IP<2:0	>	_	_	—	—	_	_	—	—	—	_	_	_	4000
IPC27	00DA	_	A	DCP1IP<2:	0>	_	AD	CP0IP<2:	0>					_	_	4400		
IPC28	00DC	_	—	—	—	_	—	—	—	_	A	DCP3IP<2:	0>	_	A	DCP2IP<2:0	>	0044
IPC29	00DE	_	_	_	_	_	_	—	_	_	_	—	_	—	A	DCP6IP<2:0	>	0004
INTTREG	00E0	_	_	_	_		ILR<3	:0>		_			١	/ECNUM<6:0)>			0000
L																		J

TABLE 4-9: TIMER REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 R	egister								0000
PR1	0102								Period Re	gister 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2 R	egister								0000
PR2	010C								Period Re	gister 2								FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	-	TCS	_	0000
Legend:	x = unkr	nown value	on Reset, -	– = unimplei	mented. rea	d as '0'. Re	set values	are shown i	n hexadecir	nal.								

TABLE 4-10: INPUT CAPTURE REGISTER MAP FOR dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140		Input Capture 1 Register															XXXX
IC1CON	0142	_	—	ICSIDL	—			_		—	ICI<1	:0>	ICOV	ICBNE	10		0000	

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: OUTPUT COMPARE REGISTER MAP FOR dsPIC33FJ06GS101A, dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180		Output Compare 1 Secondary Register															XXXX
OC1R	0182							Outpu	t Compare ?	1 Register								XXXX
OC1CON	0184	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	_	0	CM<2:0>		0000

TABLE 4-12: HIGH-SPEED PWM REGISTER MAP

File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0400	PTEN	_	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	—	SYNCS	RC<1:0>		SEVT	PS<3:0>		0000
PTCON2	0402	_																0000
PTPER	0404																	FFF8
SEVTCMP	0406						SEVTCM	1P<15:3>							_		_	0000
MDC	040A							MDO	C<15:0>									0000
CHOP	041A	CHPCLKEN		_	_	_	_			CHOPCL	<6:0>				—		_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: HIGH-SPEED PWM GENERATOR 1 REGISTER MAP

File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0420	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	1:0>	—	—		CAM	XPRES	IUE	0000
IOCON1	0422	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	T<1:0>	CLDA	AT<1:0>	SWAP	OSYNC	0000
FCLCON1	0424	IFLTMOD			CLSRC<4:	0>		CLPOL	CLMOD		F	LTSRC<4	0>		FLTPOL	FLTMO	D<1:0>	0000
PDC1	0426							PD	C1<15:0>									0000
PHASE1	0428		PHASE1<15:0> DTR1<13:0>														0000	
DTR1	042A	_	_	- DTR1<13:0>														0000
ALTDTR1	042C	_															0000	
SDC1	042E							SD	C1<15:0>									0000
SPHASE1	0430							SPH	ASE1<15:0	>								0000
TRIG1	0432						TRGCMP	<15:3>							—		—	0000
TRGCON1	0434		TRGDI	/<3:0>		—		—	—	DTM	—			TRO	SSTRT<5:0)>		0000
STRIG1	0436						STRGCMP	<15:3>							—		—	0000
PWMCAP1	0438						PWMCAP1	<15:3>							—		—	0000
LEBCON1	043A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEE	3<6:0>				—		—	0000
AUXCON1	043E	HRPDIS	HRDDIS	_	_	_	_	_	_	_	—		CHOPSE	EL<3:0>		CHOPHEN	CHOPLEN	0000

File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON2	0440	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	1:0>	—	_	_	CAM	XPRES	IUE	0000
IOCON2	0442	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	T<1:0>	CLDA	AT<1:0>	SWAP	OSYNC	0000
FCLCON2	0444	IFLTMOD			CLSRC<4:	0>		CLPOL	CLMOD		FLT	SRC<4:0	>		FLTPOL	FLTMO	D<1:0>	0000
PDC2	0446		PDC2<15:0> PHASE2<15:0>															0000
PHASE2	0448																	0000
DTR2	044A	_	DTR2<13:0>															0000
ALTDTR2	044C	_	DTR2<13:0>															0000
SDC2	044E								SDC2<15:0	>								0000
SPHASE2	0450							SI	PHASE2<15	5:0>								0000
TRIG2	0452						TRGCM	IP<15:3>							_	_	_	0000
TRGCON2	0454		TRGD	IV<3:0>		_	_	_	_	DTM	_			TR	GSTRT<5:()>		0000
STRIG2	0456						STRGC	/IP<15:3>							_	_	_	0000
PWMCAP2	0458						PWMCA	P2<15:3>							_	_	_	0000
LEBCON2	045A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEI	B<6:0>				—	-	_	0000
AUXCON2	045E	HRPDIS	HRDDIS	_	_	_	_	_	_		_		CHOPS	EL<3:0>		CHOPHEN	CHOPLEN	0000

		USFICS	313030	53302																				
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets						
PWMCON4	0480	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC	<1:0>	—	—	—	CAM	XPRES	IUE	0000						
IOCON4	0482	PENH	PENL	POLH	POLL	PMOD)<1:0>	OVRENH	OVRENL	OVRDA	AT<1:0>	FLTDA	T<1:0>	CLDA	T<1:0>	SWAP	OSYNC	0000						
FCLCON4	0484	IFLTMOD			CLSRC<4	0>		CLPOL	CLMOD		F	LTSRC<4	:0>		FLTPOL	FLTMO	D<1:0>	0000						
PDC4	0486								PDC4<15	:0>								0000						
PHASE4	0488					PHASE4<15:0> DTR4<13:0>																		
DTR4	048A	_	_				DTR4<13:0>																	
ALTDTR4	048C	_	—				DTR4<13:0> ALTDTR4<13:0>																	
SDC4	048E								SDC4<15	:0>								0000						
SPHASE4	0490							Ş	SPHASE4<	15:0>								0000						
TRIG4	0492						TRGC	MP<15:3>							_	_	_	0000						
TRGCON4	0494		TRGD	IV<3:0>		_	_	_	_	DTM	—			TRG	STRT<5:0	>		0000						
STRIG4	0496						STRGC	MP<15:3>							—	_	_	0000						
PWMCAP4	0498						PWMC	AP4<15:3>							—	_	_	0000						
LEBCON4	049A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			L	EB<6:0>				—	_	_	0000						
AUXCON4	049E	HRPDIS	HRDDIS	—	_	—	—	—	_		—		CHOPS	SEL<3:0>										
Legend:	x = unk	nown value	on Reset,	— = unimple	mented, re	ad as '0'. Re	set values a	re shown in	hexadecim	al.														

DS75018C-page 54

TABLE 4-15: HIGH-SPEED PWM GENERATOR 4 REGISTER MAP FOR dsPIC33FJ06GS001, dsPIC33FJ06GS101A AND dePIC33E 109GS302

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

TABLE 4-16: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_	_	_	_	_	_	—	_				Receive I	Register				0000	
I2C1TRN	0202	_	-	_	_		-											OOFF	
I2C1BRG	0204	_	-	_	_		-	_				Baud Rate	e Generator	Register				0000	
I2C1CON	0206	I2CEN	-	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_		BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000	
I2C1ADD	020A	_	-	_	_		-					Address I	Register					0000	
I2C1MSK	020C	—	_	—	—	-	_		AMSK<9:0>										

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: UART1 REGISTER MAP FOR dsPiC33FJ06GS101A, dsPiC33FJ06GS102A, dsPiC33FJ06GS202A AND dsPiC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	-	_	_	_	_				UART	Transmit Re	egister				XXXX
U1RXREG	0226	_	_	-	_	_	_	_				UART	Receive Re	egister				0000
U1BRG	0228							Ba	aud Rate G	enerator Pre	escaler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18:SPI1 REGISTER MAP FOR dsPIC33FJ06GS101A, dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL					_		SPIROV	_	_	_	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL		_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Tran	smit and Re	ceive Buffe	er Register							0000

TABLE 4-19: CONSTANT CURRENT SOURCE REGISTER MAP

File Na	me AD	R	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ISRCCO	ON 050	00	ISRCEN	_		—	_	0	UTSEL<2:()>	—				ISRCCA	L<5:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS001 AND dsPIC33FJ06GS101A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON		ADSIDL	SLOWCLK		GSWTRG		FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	A	DCS<2:0	>	0003
ADPCFG	0302	_	_	_	_	_	_	_	_	PCFG7	PCFG6	_	—	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	_	_	_	_	_	_	_	_	_	P6RDY	_	—	P3RDY	_	P1RDY	PORDY	0000
ADBASE	0308							A	DBASE<	15:1>							_	0000
ADCPC0	030A	IRQEN1	EN1 PEND1 SWTRG1 TRGSRC1<4:0> IRQEN0 PEND0 SWTRG0 TRGSRC0<4:0>															0000
ADCPC1	030C	IRQEN3	EN3 PEND3 SWTRG3 TRGSRC3<4:0>															0000
ADCPC3	0310	_															0000	
ADCBUF0	0320								ADC D	ata Buffer 0								XXXX
ADCBUF1	0322								ADC D	ata Buffer 1								XXXX
ADCBUF2	0324								ADC D	ata Buffer 2								XXXX
ADCBUF3	0326								ADC D	ata Buffer 3								XXXX
ADCBUF6	032C								ADC D	ata Buffer 6								XXXX
ADCBUF7	032E								ADC D	ata Buffer 7								XXXX
ADCBUF12	0338								ADC Da	ita Buffer 12	2							XXXX
ADCBUF13	033A								ADC Da	ta Buffer 1	3							XXXX

ABLE 4-	-21:	HIGH	SPEEL	J 10-ВП	ADC RE	GISTER		OR as	PIC331	-10662	102A AI	ND aspic	33210002	ZUZA				
FR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DCON	0300	ADON	—	ADSIDL	SLOWCLK	_	GSWTRG	—	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	A	DCS<2:0	>	0003
DPCFG	0302	_	_	_	_	_	_	_	_	—	_	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
DSTAT	0306	_	—	_	_	_	_	_	_	—	P6RDY	—	—	_	P2RDY	P1RDY	P0RDY	0000
DBASE	0308							A	DBASE<	15:1>							_	0000
DCPC0	030A	IRQEN1	EN1 PEND1 SWTRG1 TRGSRC1<4:0> IRQEN0 PEND0 SWTRG0 TRGSRC0<4:0>															0000
DCPC1	030C	_	IRQEN2 PEND2 SWTRG2 TRGSRC2<4:0>															0000
DCPC3	0310	_																0000
DCBUF0	0320								ADC D	ata Buffer 0)							XXXX
DCBUF1	0322								ADC D	ata Buffer 1								XXXX
DCBUF2	0324								ADC D	ata Buffer 2	2							XXXX
DCBUF3	0326								ADC D	ata Buffer 3	;							XXXX
DCBUF4	0328								ADC D	ata Buffer 4								XXXX
DCBUF5	032A								ADC D	ata Buffer 5	5							XXXX
DCBUF12	0338								ADC Da	ata Buffer 12	2							XXXX
DCBUF13	033A								ADC Da	ata Buffer 13	3							XXXX
DCBUF5 DCBUF12 DCBUF13	032A 0338 033A						Deastvalue		ADC Da ADC Da ADC Da	ata Buffer 5 ata Buffer 12 ata Buffer 13	; 2							

TABLE 4-21: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS102A AND dsPIC33FJ06GS202A

TABLE 4-22: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	—	ADSIDL	SLOWCLK	_	GSWTRG	_	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	A	DCS<2:0	>	0003
ADPCFG	0302	_	_	_	_	_	_	_	_	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306		_		—	—	_	_	_		P6RDY	—	—	P3RDY	P2RDY	P1RDY	P0RDY	0000
ADBASE	0308							A	DBASE<	15:1>							—	0000
ADCPC0	030A	IRQEN1	DEN3 PEND3 SWTRG3 TRGSRC3<4:0> IRQEN2 PEND2 SWTRG2 TRGSRC2<4:0>															0000
ADCPC1	030C	IRQEN3	EN3 PEND3 SWTRG3 TRGSRC3<4:0> IRQEN2 PEND2 SWTRG2 TRGSRC2<4:0>															0000
ADCPC3	0310		IRQEN6 PEND6 SWTRG6 TRGSRC6<4:0>															0000
ADCBUF0	0320																	XXXX
ADCBUF1	0322								ADC Da	ata Buffer 1								XXXX
ADCBUF2	0324								ADC Da	ata Buffer 2								xxxx
ADCBUF3	0326								ADC Da	ata Buffer 3								xxxx
ADCBUF4	0328								ADC Da	ata Buffer 4								xxxx
ADCBUF5	032A								ADC Da	ata Buffer 5								xxxx
ADCBUF6	032C								ADC Da	ata Buffer 6								xxxx
ADCBUF7	032E								ADC Da	ata Buffer 7								xxxx
ADCBUF12	0338								ADC Da	ta Buffer 12	2							xxxx
ADCBUF13	033A								ADC Da	ta Buffer 1	3							xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23: ANALOG COMPARATOR CONTROL REGISTER MAP FOR dsPIC33FJ06GS001, dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

File Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMPCON1	0540	CMPON	_	CMPSIDL	HYSSE	EL<1:0>	FLTREN	FCLKSEL	DACOE ⁽¹⁾	INSEL	<1:0>	EXTREF	HYSPOL	CMPSTAT	HGAIN	CMPPOL	RANGE	0000
CMPDAC1	0542	_	_	_	_	_	_					CMR	EF<9:0>					0000
CMPCON2	0544	CMPON	_	CMPSIDL	HYSSI	EL<1:0>	FLTREN								0000			
CMPDAC2	0546	—	_	_	_	_	_	- CMREF<9:0> 00									0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is not available in the dsPIC33FJ06GS001 device.

TABLE 4-24: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33FJ06GS001

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	—	—			INT1R<5	5:0>			—	—	—	—	—	—	—	—	3F00
RPINR1	0682	_	—	_	_	_	_	_	_	—	_			INT2R	<5:0>			003F
RPINR2	0684	_	—			T1CKR<	5:0>			—	_	_	—	—	_	_	_	3F00
RPINR3	0686	_	—	_	_	_	_	_	_	—	_			T2CKR	<5:0>			003F
RPINR29	06BA	_	—			FLT1R<5	5:0>			—	_	_	—	—	_	_	_	3F00
RPINR30	06BC	_	—			FLT3R<5	5:0>			—	_			FLT2R	<5:0>			3F3F
RPINR31	06BE	_	_			FLT5R<5	5:0>			_	_			FLT4R	<5:0>			3F3F
RPINR32	06C0	_	_			FLT7R<5	5:0>			_				FLT6R	<5:0>			3F3F
RPINR33	06C2		_			SYNCI1R	<5:0>			_				FLT8R	<5:0>			3F3F
RPINR34	06C4	_	_	_	_	—	_	_		_				SYNCI2	R<5:0>			003F

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-25: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33FJ06GS101A AND dsPIC33FJ06GS102A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	_			INT1R<5	5:0>			_	_		_	_	_	_	_	3F00
RPINR1	0682	_	_	_	_	_	_	—		_	_			INT2R	<5:0>			003F
RPINR2	0684	_	_			T1CKR<	5:0>			_	_	_	_	_	_	_	—	3F00
RPINR3	0686	_	_	_	—	—	_	—	_	_	_			T2CKR	<5:0>			003F
RPINR11	0696	_	_		_	_		—	_	_	_			OCFAR	<5:0>			003F
RPINR18	06A4	—	—			U1CTSR<	<5:0>				_			U1RXR	<5:0>			3F3F
RPINR20	06A8	—	—			SCK1R<	5:0>				_			SDI1R	<5:0>			3F3F
RPINR21	06AA	—	—	_	—	_	_	—	_	_	_			SS1R•	<5:0>			003F
RPINR29	06BA	_	_			FLT1R<	5:0>			_	_	_	_	_	_	_	_	3F00
RPINR30	06BC	_	_			FLT3R<	5:0>			_	_			FLT2R	<5:0>			3F3F
RPINR31	06BE	_	_			FLT5R<	5:0>			_	_			FLT4R	<5:0>			3F3F
RPINR32	06C0	_	_			FLT7R<	5:0>			_	_			FLT6R	<5:0>			3F3F
RPINR33	06C2	_	_			SYNCI1R	<5:0>				_			FLT8R	<5:0>			3F3F
RPINR34	06C4	_	_	_		_		—	_		—			SYNCI2	R<5:0>			003F

TABLE 4-	26:	PERIPI	HERAL	. PIN SE	LECT IN	PUT RE	GISTER	MAP	FOR d	sPIC33	FJ06GS	202A AN	ID dsP	IC33FJ0	9GS302		
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RPINR0	0680	—	—		INT1R<5:0>											—	—
RPINR1	0682	—	_	—	− − − − − INT2R<5:0> T1CKR<5:0> − − − − −												
RPINR2	0684	_	_		− − − − − INT2R<5:0> T1CKR<5:0> − − − − −										_	_	
RPINR3	0686	_	_	_	T1CKR<5:0>												
RPINR7	068E	_	_	_	_	_	_	—	—	_	_			IC1R<	<5:0>		
RPINR11	0696	_	_	_	_	_	_	—	—	_	_			OCFAF	<5:0>		
RPINR18	06A4	_	_			U1CTSR<	<5:0>			_	_			U1RXF	<5:0>		
RPINR20	06A8	_	-			SCK1R<	5:0>			_	_			SDI1R	<5:0>		

_

_

_

_

_

_

_

_

_

_

_

_

_

_

_

_

RPINR34
Lonondu

RPINR21

RPINR29

RPINR30

RPINR31

RPINR32

RPINR33

06AA

06BA

06BC

06BE

06C0

06C2

06C4

_

_

_

_

_

_

_

_

_

_

_

_

_

_

x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

_

_

FLT1R<5:0>

FLT3R<5:0>

FLT5R<5:0>

FLT7R<5:0>

SYNCI1R<5:0>

TABLE 4-27: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ06GS001 AND dsPIC33FJ06GS101A

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06D0		_			RP1	R<5:0>			_				RP0R<	<5:0>			0000
RPOR1	06D2	_	_			RP3	R<5:0>			_	_			RP2R<	<5:0>			0000
RPOR2	06D4	_	_			RP5	R<5:0>			_	_			RP4R<	<5:0>			0000
RPOR3	06D6	_	_			RP7	R<5:0>			_	_			RP6R<	<5:0>			0000
RPOR16	06F0	_	_			RP33	3R<5:0>			_	_			RP32R	<5:0>			0000
RPOR17	06F2	-	_			RP3	5R<5:0>			_				RP34R	<5:0>			0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All Resets 3F00 003F 3F00 003F 003F 003F 3F3F 3F3F

003F

3F00

3F3F

3F3F

3F3F

3F3F

003F

_

_

SS1R<5:0>

FLT2R<5:0>

FLT4R<5:0>

FLT6R<5:0>

FLT8R<5:0>

SYNCI2R<5:0>

_

_

TABLE 4-28:PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND
dsPIC33FJ09GS302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06D0	_	_			RP1	R<5:0>				-			RP0R	<5:0>			0000
RPOR1	06D2	_	_			RP3	R<5:0>			_	_			RP2R	<5:0>			0000
RPOR2	06D4	_	_			RP5	R<5:0>			_	_			RP4R	<5:0>			0000
RPOR3	06D6	_	_			RP7	R<5:0>			_	_			RP6R	<5:0>			0000
RPOR4	06D8	_	_			RP9	R<5:0>			_	_			RP8R	<5:0>			0000
RPOR5	06DA	—	_			RP1 ²	1R<5:0>			—	_			RP10R	<5:0>			0000
RPOR6	06DC	_	_			RP1	3R<5:0>			_	_			RP12R	<5:0>			0000
RPOR7	06DE	_	_			RP1	5R<5:0>			_	_			RP14R	<5:0>			0000
RPOR16	06F0	_	_			RP3	3<5:0>			_	_			RP32	<5:0>			0000
RPOR17	06F2		_			RP3	5<5:0>				-			RP34	<5:0>			0000

TABLE 4-29: PORTA REGISTER MAP

SFR N	Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA		02C0	_	_		—			_		_		—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	A	02C2		—	_	_	_	_	_	_	_	_	_	RA4	RA3	RA2	RA1	RA0	XXXX
LATA		02C4		_	_	_	_	_	_	_	_	_	_	LATA4	LATA3	LATA2	LATA1	LATA0	0000
ODCA		02C6	—	—	_	—	_	_	_	_	_	_	—	ODCA4	ODCA3	—	-	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PORTB REGISTER MAP FOR dsPIC33FJ06GS001 AND dsPIC33FJ06GS101A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	_	—		—	_		—		TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	OOFF
PORTB	02CA	—	_		—	_		_	_	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	02CC	_	_	_	_	_	_	_	_	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000
ODCB	02CE	_	_	-	_	_	_	_	-	ODCB7	ODCB6	_	_	_	—	—	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: PORTB REGISTER MAP FOR dsPIC33FJ06GS102A, dsPIC33FJ06GS202A AND dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000
ODCB	02CE	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	_	_	ODCB8	ODCB7	ODCB6	_	_	_	_	_	_	0000

TABLE 4-32: SYSTEM CONTROL REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	_	—	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742	_	(COSC<2:0>		—	١	IOSC<2	:0>	CLKLOCK	IOLOCK	LOCK	_	CF	—	_	OSWEN	0300 (2)
CLKDIV	0744	ROI	[DOZE<2:0>		DOZEN	ZEN FRCDIV<2:0> PLLPOST<1:0> — PLLPRE<4:0> 304								3040			
PLLFBD	0746	_	_	_	_	_	-	_				PL	LDIV<8:0	>				0030
OSCTUN	0748	_	_	_	_	_	-	_	_	_	_			TUN∙	<5:0>			0000
LFSR	074C	_								LFSR<1	4:0>							0000
REFOCON	074E	ROON	_	ROSSLP	ROSEL		RODIV<3:0> — — — — —							_	_	—	0000	
ACLKCON	0750	ENAPLL	APLLCK	SELACLK	—	_	APS	STSCLR	<2:0>	ASRCSEL	FRCSEL	_	—	_	—	—	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The RCON register Reset values are dependent on the type of Reset.

2: The OSCCON register Reset values are dependent on the FOSCx Configuration bits and on type of Reset.

TABLE 4-33: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	_	—	—	—	—	ERASE	_	—	NVMOP<3:0>				0000 (1)
NVMKEY	0766	—	_	_	—	_	_	_		NVMKEY<7:0>								0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-34: PMD REGISTER MAP FOR dsPIC33FJ06GS001

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	_	_	T2MD	T1MD	_	PWMMD	-	I2C1MD	_	—	—		_		ADCMD	0000
PMD3	0774	_	_	_	_	_	CMPMD	_	_	_	_	_	_	_	_	_	_	0000
PMD4	0776	_	_	_		—	_			_		—	—	REFOMD	_	_	_	0000
PMD6	077A	_	_	_		PWM4MD	_		PWM1MD	_		—	—		_	_	_	0000
PMD7	077C	_	_	_		—	_	CMPMD2	CMPMD1	_	_	_	—		_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-35: PMD REGISTER MAP FOR dsPIC33FJ06GS101A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770		_	_	T2MD	T1MD	_	PWMMD	_	I2C1MD	_	U1MD	_	SPI1MD	—	_	ADCMD	0000
PMD2	0772		_	_	_	_	_	_	_	_	_	_	_	_	_	_	OC1MD	0000
PMD4	0776		_	_	_	_	_	_	_	_	_	_	_	REFOMD	_	_	_	0000
PMD6	077A	_	_	_		PWM4MD	—	_	PWM1MD	—		-		_			_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-36: PMD REGISTER MAP FOR dsPIC33FJ06GS102A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770			_	T2MD	T1MD	_	PWMMD	_	I2C1MD	_	U1MD	-	SPI1MD	_	_	ADCMD	0000
PMD2	0772	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	OC1MD	0000
PMD4	0776	_	_	_	_	_	_	_	_	_	_	_	_	REFOMD	_	_	_	0000
PMD6	077A	_	_	_	_	_	_	PWM2MD	PWM1MD	_	_	_	_	_	_	_	_	0000

TABLE 4-37: PMD REGISTER MAP FOR dsPIC33FJ06GS202A

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	_	_	T2MD	T1MD	_	PWMMD	_	I2C1MD	_	U1MD	_	SPI1MD	—	_	ADCMD	0000
PMD2	0772		_	_	_	_	_	_	IC1MD	—	_	_	_	_	_	_	OC1MD	0000
PMD3	0774	_	—	_	—		CMPMD		—	—		—	—	—			_	0000
PMD4	0776	_	—	_	—		_		—	—		—	—	REFOMD			_	0000
PMD6	077A	_	—	_	—		_	PWM2MD	PWM1MD	—		—	—	—			_	0000
PMD7	077C	_	_	_	_	_	—	CMP2MD	CMP1MD	_	-	—	_	—	-	-	—	0000

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-38: PMD REGISTER MAP FOR dsPIC33FJ09GS302

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	_	_	T2MD	T1MD	_	PWMMD	_	I2C1MD	_	U1MD	_	SPI1MD	—	—	ADCMD	0000
PMD2	0772		_	-	_	_	_	_	IC1MD	_	—	—	_	_	_	_	OC1MD	0000
PMD3	0774		_	-	_	_	CMPMD	_	_	_	—	—	_	_	_	_	_	0000
PMD4	0776		_	-	_	_	_	_	_	_	—	—	_	REFOMD	_	_	_	0000
PMD6	077A		_	-	_	PWM4MD	_	PWM2MD	PWM1MD	_	—	—	_	_	_	_	_	0000
PMD7	077C	_	_	_	_	_	_	CMP2MD	CMP1MD	—	_	—	_	_	_	_	_	0000
PMD8	077E	_	_	_	_	_	_	_	-	—	_	—	—	_	—	CCSMD	_	0000

4.3.1 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-5. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x1000 in RAM, initialize the SPLIM with the value 0x0FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.4 Instruction Addressing Modes

The addressing modes shown in Table 4-39 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.4.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.4.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all of the addressing modes shown above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the File register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-39: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.4.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (register offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.4.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- · Register Indirect Post-modified by 2
- · Register Indirect Post-modified by 4
- Register Indirect Post-modified by 6
- Register Indirect with Register Offset (Indexed)

4.4.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.5 Modulo Addressing

Modulo Addressing mode is a method used to provide an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.5.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Υ	space	Modulo	Addressing	EA
	cal	culations	assume	word-sized	data
	(LS	Sb of ever	y EA is alw	/ays clear).	

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.5.2 W ADDRESS REGISTER SELECTION


The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that will operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 15, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-6: MODULO ADDRESSING OPERATION EXAMPLE



4.5.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- Upper boundary addresses for incrementing buffers
- · Lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed but the contents of the register remain unchanged.

4.6 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.6.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all of these conditions are met:

- BWMx bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- · BREN bit is set in the XBREV register
- Addressing mode used is Register Indirect with Pre-increment or Post-increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It will not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing will assume priority when active for the X WAGU and X WAGU; Modulo Addressing will be dis- abled. However, Modulo Addressing will
-------	--

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.




TABLE 4-40: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.7 Interfacing Program and Data Memory Spaces

The device architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the device architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the least significant word of the program word.

4.7.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-41 and Figure 4-8 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>				
Instruction Access	User	0		PC<22:1>	•	0				
(Code Execution)			0xx xxxx x		x xxxx xxx0					
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>					
(Byte/Word Read/Write)		0	XXX XXXX	XXXX XX	xx xxxx xxxx					
	Configuration	TB	LPAG<7:0>		Data EA<15:0>					
		1	XXX XXXX	XXXX X	XXX XXXX XXXX					
Program Space Visibility	User	0	PSVPAG<7	/:0>	Data EA<14:	0>(1)				
(Block Remap/Read)		0	XXXX XXXX	ζ	XXX XXXX XXXX	XXXX				

TABLE 4-41: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.




FIGURE 4-8: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

4.7.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>)

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

Similarly, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-9: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.7.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL or TBLRDH).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required. Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-10), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV. D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data, to execute in a single cycle.




FIGURE 4-10: PROGRAM SPACE VISIBILITY OPERATION

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/ 102A/202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

These devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write a single program memory word at a time, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 25-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 8-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 25-12).

EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be \pm 5%. If the TUN<5:0> bits (see Register 8-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM PAGE ERASE TIME

$$T_{RW} = \frac{168517 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 21.85 ms$$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM PAGE ERASE TIME

$$T_{RW} = \frac{168517 \text{ Cycles}}{7.37 \text{ MHz} \times (1 - 0.05) \times (1 - 0.00375)} = 24.16 \text{ ms}$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

Flash Memory Control Registers 5.5

bit 15 bit 16 bit 16 bit 16 bit 16 bit 17 bit 16 bit 17 bit 18 bit 18 bit 19 bit 19 bit 18 bit 19 bit 10 bi	R/SO-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - ERASE ⁽¹⁾ - - NVMOP<3:0>(1,2) bit Legend: SO = Settable Only bit U = Unimplemented bit, read as '0'	WR ⁽¹⁾	WREN ⁽¹⁾	WRERR ⁽¹⁾		_	_	_	_				
- ERASE ⁽¹⁾ - NVMOP<3:0> ^(1,2) bit 7	bit 15	·	· ·		·			bit				
bit 7 bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set 0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit cleared by hardware once operation is complete. This bit can only be set (not cleared) in softwa 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0'	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
Lagend: SO = Settable Only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit cleared by hardware once operation is complete. This bit can only be set (not cleared) in softwa 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0010 = Memory page erase operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Re		ERASE ⁽¹⁾	_	_		NVMOP [.]	<3:0> ^(1,2)					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit cleared by hardware once operation is complete. This bit can only be set (not cleared) in softwa 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Sector bits ^(1,2) If ERASE = 1: 11111 = No operation 1001 = Reserved 0001 = Reserved 0001 = Reserved 0011 = No operation 0012 = No operation 0011 = No operation	bit 7				-			bit				
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit cleared by hardware once operation is complete. This bit can only be set (not cleared) in software once operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1010 = Keserved 0001 = Reserved 0010 = Memory page erase operation 0011 = No operation 1011 = No operation 1011 = No operation 1101 = No operation 011 = No operation 011 = No operation 011 = No operation 0111 = No operation	Legend:		SO = Settab	le Only bit								
bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit cleared by hardware once operation is complete. This bit can only be set (not cleared) in software once operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1001 = Memory page erase operation 0001 = Reserved 0010 = Reserved 0011 = No operation 1011 = N	R = Readable	e bit	W = Writable	e bit	U = Unimple	mented bit, read	l as '0'					
 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bil cleared by hardware once operation is complete. This bit can only be set (not cleared) in software 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit⁽¹⁾ = Enables Flash program/erase operations = Inhibits Flash program/erase operations = Inhibits Flash program/erase operations = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit⁽¹⁾ = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,2) If ERASE = 1: 1111 = No operation 1001 = Erase general segment 0010 = Memory page erase operation 0000 = Reserved 0001 = No operation 1011 = Remory	-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	eared	x = Bit is unkr	nown				
<pre>cleared by hardware once operation is complete. This bit can only be set (not cleared) in softwa 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the grase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation Select bits^(1,2) If ERASE = 1: 1111 = No operation 1001 = Erase general segment 0011 = No operation 0001 = Reserved 0000 = Reserved 10011 = No operation 1001 = Reserved 0000 = Reserved 0000 = Reserved 0000 = Reserved 0001 = Reserv</pre>	bit 15	WR: Write Con	trol bit ⁽¹⁾									
 o = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit⁽¹⁾ a Enables Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit⁽¹⁾ 												
bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0010 = No operation 0011 = Memory word program operation 0011 = Memory word program operation 0011 = Memory word program operation 0011 = No operation 0011 = Memory word program operation 0011 = No operation 0011 = Memory word program operation 0011 = No operation 0011 = No operation 0011 = No operation 0011 = Reserved							e set (not cleare	d) in software				
 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0000 = Reserved If ERASE = 0: 1111 = No operation 1001 = No operation 0011 = Reserved 	bit 14	-	-	ion is comp	lete and mactiv	е						
0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0010 = Memory page erase operation 0010 = Reserved [fERASE = 0: 1111 = No operation 1101 = No operation 0010 = Reserved [fERASE = 0: 1111 = No operation 0011 = No operation 0011 = No operation 0011 = No operation 0012 = No operation 0011 = No operation 0013 = No operation 0011 = No operation 0014 = No operation 0011 = No operation 0015 = No operation 0011 = Reserved	DIL 14			arase onerai	tions							
bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the grad as '0' bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1010 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1011 = No operation 0011 = Memory word program operation 0010 = No operation 0011 = Reserved 0000 = Reserved												
1 = An improper program or erase sequence attempt or termination has occurred (bit is a automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0010 = Reserved If ERASE = 0: 1111 = No operation 1101 = Reserved If ERASE = 0: 1111 = No operation 0010 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 001 = No operation 0011 = Memory word program operation 001 = No operation 0011 = No operation 001 = No operation 0010 = No operation 001 = No operation 0011 = Reserved 001 = No operation 0011 = Reserved 001 = No operation 0011 = Reserved	bit 13			-								
 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 101 = No operation 001 = Reserved If end the end the operation 001 = No operation 001 = Reserved 001 = Reserved						pt or termination	on has occurre	ed (bit is se				
bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: I111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = No operation 0011 = Memory word program operation 0011 = No operation 0011 = Reserved 0010 = No operation 0011 = Reserved 0011 = Ne operation 0011 = Reserved 0011 = Reserved 0011 = Reserved				•	,							
bit 6 ERASE: Erase/Program Enable bit ⁽¹⁾ 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 101 = No operation 0010 = Memory page erase operation 001 = Reserved 0001 = Reserved 0011 = No operation 0011 = No operation 101 = No operation 0011 = No operation 0011 = No operation 0010 = No operation 0011 = No operation 0010 = No operation 0010 = No operation 0010 = No operation 0010 = No operation 0010 = No operation 0011 = Reserved	h:+ 40 7		-		ipieted normali	у						
1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0000 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 101 = No operation 0011 = No operation 0011 = No operation 0010 = No operation 0011 = Nemory word program operation 0011 = Reserved 0001 = Reserved		-	•									
0 = Performs the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0101 = No operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1001 = No operation 0011 = No operation 0011 = No operation 0010 = Reserved 0011 = Reserved 0011 = Reserved 0011 = Reserved	DIE		•			<3:0> on the new	vt WP common	d				
bit 5-4 Unimplemented: Read as '0' bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0011 = Memory word program operation 0010 = No operation 0010 = Reserved			•	•	•							
bit 3-0 NVMOP<3:0>: NVM Operation Select bits ^(1,2) If ERASE = 1: 1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = Reserved	bit 5-4			-	,							
If ERASE = 1: 1111 = No operation 101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 101 = No operation 0011 = No operation 0012 = Reserved If ERASE = 0: 1111 = No operation 1001 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = Reserved		-			(<mark>1,2</mark>)							
1111 = No operation 1101 = Erase general segment 0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = Reserved												
0011 = No operation 0010 = Memory page erase operation 0001 = Reserved 0000 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = No operation 0010 = Reserved												
0010 = Memory page erase operation 0001 = Reserved If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0010 = Reserved				nt								
0001 = Reserved 0000 = Reserved <u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0001 = Reserved		•		operation								
If ERASE = 0: 1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0001 = Reserved			• • •	, p 0 . 0 . 0								
<pre>1111 = No operation 1101 = No operation 0011 = Memory word program operation 0010 = No operation 0001 = Reserved</pre>		0000 = Reserv	ed									
1101 = No operation 0011 = Memory word program operation 0010 = No operation 0001 = Reserved												
0011 = Memory word program operation 0010 = No operation 0001 = Reserved												
0010 = No operation 0001 = Reserved				m operation								
0000 = Reserved												
		0000 = Reserv	ed									
	2 • All	other combinatio		<2.0> are u	implemented							

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—		—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	(EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	= Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'			
-n = Value at PC	R	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: Key Register bits (write-only)

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: Software RESET Instruction
- WDTO: Watchdog Timer Reset
- · CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state, and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits (except for the POR (RCON<0> bit) that are set. The user application can set or clear any bit, at any time, during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



6.1 Reset Control Register

REGISTE	R 6-1: RCON	I: RESET CO	NTROL REG	GISTER ⁽¹⁾			
R/W-0		U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPF	R IOPUWR	_	—			СМ	VREGS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR		SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7	om	OWDIEN	WBIG	OLLE		Dorr	bit (
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
					arcu		nown
bit 15	TRAPR: Trap	p Reset Flag bit					
		onflict Reset ha onflict Reset ha		d			
bit 14	IOPUWR: Ille	egal Opcode or	Uninitialized	W Access Res	et Flag bit		
	-	al opcode dete Pointer caused	-	gal address m	ode or uninitia	lized W registe	er used as a
		l opcode or uni		leset has not o	ccurred		
bit 13-10	Unimplemer	nted: Read as '	0'				
bit 9	CM: Configu	ration Mismatch	r Flag bit				
	•	uration Mismato uration Mismato					
bit 8	VREGS: Volt	age Regulator	Standby Durir	ng Sleep bit			
		egulator is activ egulator goes ir			ер		
bit 7	EXTR: Extern	nal Reset Pin (MCLR) bit				
		Clear (pin) Res Clear (pin) Res					
bit 6	SWR: Softwa	are Reset Flag (Instruction) b	it			
		instruction has instruction has					
bit 5	SWDTEN: So	oftware Enable/	Disable of WI	DT bit ⁽²⁾			
	1 = WDT is e						
	0 = WDT is d						
bit 4		chdog Timer Tin	-	t			
		e-out has occur e-out has not o					
bit 3		e-up from Slee					
	1 = Device ha	as been in Slee	p mode				
		as not been in S	•				
bit 2		up from Idle Fla	-				
		as in Idle mode as not in Idle m					
Note 1:	All of the Reset sta	atus bits can be		d in software. S	Setting one of th	nese bits in soft	ware does no
ე .	cause a device Re			rammed) the h		enabled reaser	lless of the
2:	If the FWDTEN Co		is ⊥ (unprogr	ammeu), me v	is always	enableu, regarc	

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit
 - 1 = A Brown-out Reset has occurred
 - 0 = A Brown-out Reset has not occurred

bit 0 POR: Power-on Reset Flag bit

- 1 = A Power-on Reset has occurred
- 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.2 System Reset

There are two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC Configuration bits in the FOSC Configuration register select the device clock source.

A warm Reset is the result of all the other Reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source, as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is provided in Figure 6-2.


	-			
Oscillator Mode	Oscillator Start-up Delay	Oscillator Start-up Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd ⁽¹⁾	_	_	Toscd ⁽¹⁾
FRCPLL	Toscd ⁽¹⁾	—	ТLОСК ⁽³⁾	Toscd + Tlock ^(1,3)
XT	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
HS	Toscd ⁽¹⁾	Tost ⁽²⁾	—	Toscd + Tost ^(1,2)
EC	—	—	—	—
XTPLL	Toscd ⁽¹⁾	Tost ⁽²⁾	ТLОСК ⁽³⁾	TOSCD + TOST + TLOCK ^(1,2,3)
HSPLL	Toscd ⁽¹⁾	Tost ⁽²⁾	ТLОСК ⁽³⁾	TOSCD + TOST + TLOCK ^(1,2,3)
ECPLL	—	—	ТLОСК ⁽³⁾	Tlock ⁽³⁾
LPRC	Toscd ⁽¹⁾			Toscd ⁽¹⁾

Note 1: TOSCD = Oscillator start-up delay (1.1 μs max. for FRC, 70 μs max. for LPRC). Crystal oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer (OST) delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal) if PLL is enabled.

TABLE 6-1: OSCILLATOR DELAY



Symbol	Parameter	Value
VPOR	POR threshold	1.8V nominal
TPOR	POR extension time	30 µs maximum
VBOR	BOR threshold	2.65V nominal
TBOR	BOR extension time	100 μ s maximum
TPWRT	Programmable Power-up Time delay	0-128 ms nominal
TFSCM	Fail-Safe Clock Mon- itor delay	900 μs maximum

TABLE 6-2: OSCILLATOR PARAMETERS

Note:	When the device exits the Reset con- dition (begins normal operation), the
	device operating parameters (voltage,
	frequency, temperature, etc.) must be
	within their operating ranges; otherwise,
	the device may not function correctly.
	The user application must ensure that
	the delay between the time power is first
	applied, and the time SYSRST becomes
	inactive, is long enough to get all
	operating parameters within the
	specification.

6.3 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed. The delay, TPOR, ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 25.0 "Electrical Characteristics" for details.

The POR status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

6.4 Brown-out Reset (BOR) and Power-up Timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.

The BOR status bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR, as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides a Power-up Time Delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

Figure 6-3 shows the typical brown-out scenarios. The Reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point.




FIGURE 6-3: BROWN-OUT SITUATIONS

6.5 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 25.0 "Electrical Characteristics"** for minimum pulse width specifications. The external Reset (MCLR) pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.5.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to reset the device when the rest of the system is reset.

6.5.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the external Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will still remain. SYSRST is released at the next instruction cycle and the Reset vector fetch will commence.

The Software Reset (SWR) flag (instruction) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog Timer time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out (WDTO) flag in the Reset Control (RCON<4>) register is set to indicate the Watchdog Timer Reset. Refer to Section 22.4 "Watchdog Timer (WDT)" for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower priority hard trap occurs, while a higher priority trap is being processed, a hard Trap Conflict Reset occurs. The hard traps include exceptions of Priority Level 13 through Level 15, inclusive. The address error (Level 13) and oscillator error (Level 14) traps fall into this category.

The Trap Reset (TRAPR) flag in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on Trap Conflict Resets.

6.9 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The illegal opcode or Uninitialized W Access Reset (IOPUWR) flag in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

6.9.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The Illegal Opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the Illegal Opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 0x3F, which is an illegal opcode value.

6.9.2 UNINITIALIZED W REGISTER RESET

Any attempt to use the uninitialized W register as an Address Pointer will Reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

6.10 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the Reset.

Note:	The status bits in the RCON register							
	should be cleared after they are read so							
	that the next RCON register value, after a							
	device Reset, will be meaningful.							

TABLE 6-3: RESET FLAG BIT OPERATION

Flag Bit Set by: Cleared by: TRAPR (RCON<15>) Trap conflict event POR, BOR IOPWR (RCON<14>) POR, BOR Illegal opcode or uninitialized W register access or Security Reset CM (RCON<9>) **Configuration Mismatch** POR, BOR EXTR (RCON<7>) MCLR Reset POR SWR (RCON<6>) RESET instruction POR, BOR WDTO (RCON<4>) WDT time-out PWRSAV instruction, CLRWDT instruction, POR, BOR SLEEP (RCON<3>) PWRSAV #SLEEP instruction POR, BOR POR, BOR IDLE (RCON<2>) PWRSAV #IDLE instruction BOR (RCON<1>) POR, BOR POR (RCON<0>) POR

Note: All Reset flag bits can be set or cleared by user software.

Table 6-3 provides a summary of the Reset flag bit operation.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 41. "Interrupts (Part IV)" (DS70300) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. The controller has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

The devices implement up to 28 unique interrupts and four non-maskable traps. These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. A device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1: dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 INTERRUPT VECTOR TABLE

		_	
	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~		
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	0x00007E	
lity	Interrupt Vector 54	0x000080	
Ioi	~		
	~		
de	~		
ō	Interrupt Vector 116	0x0000FC	
Decreasing Natural Order Priority	Interrupt Vector 117	0x0000FE	
atr	Reserved	0x000100	
Z	Reserved	0x000102	
sine	Reserved		
ea	Oscillator Fail Trap Vector		
ecr	Address Error Trap Vector		
ă	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved	son function i	-
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~	4	(4)
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~	_	
	~	_	
			1
	Interrupt Vector 116	0,000455	
₩	Interrupt Vector 117	0x0001FE	
Ť	Start of Code	0x000200	
Note 1. Se	e Table 7-1 for the list of impleme	ented interrupt v	vectors

ABLE 7-1: INTERRUPT VECTORS								
Vector Number	Interrupt Request (IQR)	IVT Address	AIVT Address	Interrupt Source				
8	0	0x000014	0x000114	INT0 – External Interrupt 0				
9	1	0x000016	0x000116	IC1 – Input Capture 1				
10	2	0x000018	0x000118	OC1 – Output Compare 1				
11	3	0x00001A	0x00011A	T1 – Timer1				
12-14	4-6	0x00001C-0x000020	0x00011C-0x000120	Reserved				
15	7	0x000022	0x000122	T2 – Timer2				
16	8	0x000024	0x000124	Reserved				
17	9	0x000026	0x000126	SPI1E – SPI1 Error				
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done				
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver				
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter				
21	13	0x00002E	0x00012E	ADC – ADC Group Convert Done				
22	14	0x000030	0x000130	Reserved				
23	15	0x000032	0x000132	Reserved				
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Event				
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Event				
26	18	0x000038	0x000138	CMP1 – Analog Comparator 1 Interrupt				
27	19	0x00003A	0x00013A	CN – Input Change Notification Interrupt				
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1				
29-36	21-28	0x00003E-0x0004C	0x00013E-0x00014C	Reserved				
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2				
38-64	30-56	0x000050-0x000084	0x000150-0x000184	Reserved				
65	57	0x000086	0x000186	PSEM – PWM Special Event Match Interrupt				
66-72	58-64	0x000088-0x000094	0x000188-0x000194	Reserved				
73	65	0x000096	0x000196	U1E – UART1 Error Interrupt				
74-87	66-79	0x000098-0x0000B2	0x000198-0x0001B2	Reserved				
88	80	0x0000B4	0x0001B4	JTAG – Data Ready				
89-101	81-93	0x0000B6-0x0000CE	0x0001B6-0x0001CE	Reserved				
102	94	0x0000D0	0x0001D0	PWM1 – PWM1 Interrupt				
103	95	0x0000D2	0x0001D2	PWM2 – PWM2 Interrupt				
104	96	0x0000D4	0x0001D4	Reserved				
105	97	0x0000D6	0x0001D6	PWM4 – PWM4 Interrupt				
106-110	98-102	0x0000D8-0x0000E0	0x0001D8-0x0001E0	Reserved				
111	103	0x0000E2	0x00001E2	CMP2 – Analog Comparator 2 Interrupt				
112-117	104-109	0x0000E4-0x0000EE	0x0001E4-0x0001EE	Reserved				
118	110	0x0000F0	0x0001F0	ADC Pair 0 Convert Done				
119	111	0x0000F2	0x0001F2	ADC Pair 1 Convert Done				
120	112	0x0000F4	0x0001F4	ADC Pair 2 Convert Done				
121	113	0x0000F6	0x0001F6	ADC Pair 3 Convert Done				
122	114	0x0000F8	0x0001F8	Reserved				
123	115	0x0000FA	0x0001FA	Reserved				
124	116	0x0000FC	0x0001FC	ADC Pair 6 Convert Done				
125	117	0x0000FE	0x0001FE	Reserved				
	Lowest Natural Order Priority							

TABLE 7-1:INTERRUPT VECTORS

7.3 Interrupt Control and Status Registers

The following registers are implemented for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.3.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<6:0>) and Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit is found in IEC0<0> and the INT0IP bits are found in the first position of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit, which together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-35.

REGISTER 7	-1: SR: C	PU STATUS I	REGISTER)			
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С
bit 7							bit 0
Legend: C = Clearable bit		bit	U = Unimplemented bit, read as '0'				
R = Readable	bit	W = Writable I	bit	-n = Value at POR			
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			

(4)

IPL<2:0>: CPU Interrupt Priority Level Status bits^(2,3) bit 7-5

111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** For complete register details, see Register 3-1.
 - 2: The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL3 = 1. User interrupts are disabled when IPL3 = 1.
 - 3: The IPL<2:0> status bits are read-only when NSTDIS (INTCON1<15>) = 1.

CORCON: CORE CONTROL REGISTER⁽¹⁾ **REGISTER 7-2:**

	-						
U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_	_	_	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit 0
Legend:		C = Clearable bit					
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	

IPL3: CPU Interrupt Priority Level Status bit 3(2) bit 3

1 = CPU Interrupt Priority Level is greater than 7

'x = Bit is unknown

0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

U = Unimplemented bit, read as '0'

0' = Bit is cleared

RW-0 RW-0 U-0 RW-0 RW-0 RW-0 RW-0 U-0 SFTACERR DIV0ERR — MATHERR ADDRERR STKERR OSCFAIL — bit 7	REGISTER 7	-3: INTCC	ON1: INTERR		ROL REGISTE	R 1						
bit 15 bit RVW-0 RVW-0 U-0 RVW-0 RVW-0 RVW-0 RVW-0 U-0 SFTACERR DIVOERR — MATHERR ADDRERR STKERR OSCFAIL — bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is disabled 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator B 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled bit 10 OVATE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled bit 3 OVERTE: Accumulator Chror Status bit 1 = Trap overflow of Accumulator A ro B is enabled 0 = Trap is disabled bit 4 DIVOERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was and caused by a divide-by-zero 0 = Math error trap was and caused by a divide-by-zero	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 LU-0 SFTACERR DIV0ERR — MATHERR ADDRERR STKERR OSCFAIL — bit Legond: R Readable bit W = Writable bit U = Unimplemented bit, read as '0'	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE				
SFTACERR DIVOERR	bit 15				· · · · ·			bit				
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown i = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown 1 = Interrupt nesting is disabled 0 = Interrupt nesting is disabled 0 = Interrupt nesting is disabled 0 = Interrupt nesting is overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A 0 = Trap was caused by overflow Trap Flag bit 1 = Trap was caused by overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B 0 = Trap was not caused by overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B 0 = Trap was not caused by overflow Trap Flag bit 1 = Trap was caused by catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow of Accumulator B 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled 0 = Trap is disabled bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap overflow of Accumulator Flow flow comulator shift 0 = Math error trap was not caused by an invalid accumulator shift 1 = Math error trap was not caused by an invalid accumulator shift 1 = Math error trap was not caused by an invalid accumulator shift 1 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap has accurred 0 = Mat	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is disabled 1 = Trap was caused by overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by overflow Trap Flag bit 1 = Trap was not caused by overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Elag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow of Accumulator B 0 = Trap is disabled 0 = Trap		DIV0ERR	_		1							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is disabled bit 14 OVAERR: Accumulator A Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was caused by overflow of Accumulator B 0 = Trap was caused by overflow of Accumulator B 0 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled 0 = T	bit 7							bit (
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is disabled bit 14 OVAERR: Accumulator A Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was caused by overflow of Accumulator B 0 = Trap was caused by overflow of Accumulator B 0 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow of Accumulator A 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled 0 = T	Legend:											
bit 15 NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is enabled bit 14 OVAERR: Accumulator A Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A bit 13 OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator B 1 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap is disabled 0 = Trap is disabled bit 0 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled bit 8 COVTE: Catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 1 = Math error trap was not caused by a divide-by-zero 1 = Math error trap was not caused by a divide-by-zero 1 = Math error trap has not caured 1 = Math error trap has not caured 1 = Math error trap has not accurred 1 = Math error trap has not accurred 1 = Math error trap has not accurred 1 = Address error trap has not accurred	-	bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'					
1 = Interrupt nesting is enabled 0 = Interrupt nesting is enabled bit 14 OVAERR: Accumulator A Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A bit 13 OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B bit 12 COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap is was not caused by catastrophic overflow of Accumulator B 0 = Trap overflow of Accumulator A 0 = Trap is a disabled bit 10 OVATE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Trap overflow of Accumulator A or B is enabled <td>-n = Value at P</td> <td>POR</td> <td>'1' = Bit is set</td> <td>İ</td> <td>'0' = Bit is clea</td> <td>red</td> <td>x = Bit is unkr</td> <td>iown</td>	-n = Value at P	POR	'1' = Bit is set	İ	'0' = Bit is clea	red	x = Bit is unkr	iown				
1 = Interrupt nesting is enabled 0 = Interrupt nesting is enabled bit 14 OVAERR: Accumulator A Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A bit 13 OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B bit 12 COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap is was not caused by catastrophic overflow of Accumulator B 0 = Trap overflow of Accumulator A 0 = Trap is a disabled bit 10 OVATE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Trap overflow of Accumulator A or B is enabled <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>												
0 = Interrupt nesting is enabled bit 14 OVAERR: Accumulator A Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator A bit 13 OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap is disabled bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 3 EOVT	bit 15	NSTDIS: Inte	errupt Nesting [Disable bit								
1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A bit 13 OVBERR: Accumulator B Overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B bit 12 COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap overflow of Accumulator A 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Trap on catastrophic overflow of Accumulator shift 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status b												
0 = Trap was not caused by overflow of Accumulator A bit 13 OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B bit 12 COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap overflow of Accumulator A 0 = Trap overflow of Accumulator A 0 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFIACER	bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit							
bit 13 OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B 1 = Trap was caused by catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was not caused by a invalid accumulator shift 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' <td< td=""><td></td><td>•</td><td>•</td><td></td><td></td><td></td><td></td><td></td></td<>		•	•									
1 = Trap was caused by overflow of Accumulator B 0 = Trap was not caused by overflow of Accumulator B bit 12 COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A bit 11 COVBERR: Accumulator B Catastrophic overflow of Accumulator A bit 11 COVBERR: Accumulator B Catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was not caused by a invalid accumulator shift 0 = Math error trap was caused by a divide-by-zero </td <td></td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td>		-	-									
0 = Trap was not caused by overflow of Accumulator B bit 12 COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap is as not caused by catastrophic overflow of Accumulator B 0 = Trap is not caused by catastrophic overflow of Accumulator B 0 = Trap is disabled bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by a divide-by-zero 0 = Trap was not caused by a divide-by-zero 0 = Math error	bit 13											
bit 12 COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was not caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A bit 11 COVBERR: Accumulator B Catastrophic Overflow of Accumulator A bit 11 COVBERR: Accumulator B Catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was not caused by an invalid accumulator shift 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap has occurred bit 3 A												
1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B 0 = Trap overflow of Accumulator A 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was cau	bit 12											
bit 11 COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was not caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift bit 6 DIVOERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap bas occurred		1 = Trap was caused by catastrophic overflow of Accumulator A										
1 = Trap was caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was caused by a divide-by-zero 0 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap bas occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Math error trap has occurred		0 = Trap was not caused by catastrophic overflow of Accumulator A										
 o = Trap was not caused by catastrophic overflow of Accumulator B bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by a divide-by-zero Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap status bit 1 = Math error trap status bit 1 = Math error trap Status bit	bit 11											
bit 10 OVATE: Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred		•	•	•								
1 = Trap overflow of Accumulator A 0 = Trap is disabledbit 9OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabledbit 8COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabledbit 7SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift 1 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap has occurred 0 = Math error trap has occurred 0 = Math error trap has not occurredbit 3ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred	hit 10	-	-	-		imulator B						
0 = Trap is disabled bit 9 OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift bit 6 DIVOERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap has not caused by a divide-by-zero 0 = Math error trap has occurred bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has not occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred		·										
1 = Trap overflow of Accumulator B 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift bit 6 DIVOERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred												
 0 = Trap is disabled bit 8 COVTE: Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift bit 6 DIVOERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 	bit 9											
 1 = Trap on catastrophic overflow of Accumulator A or B is enabled 0 = Trap is disabled bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift bit 6 DIV0ERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 				ulator B								
 bit 7 SFTACERR: Shift Accumulator Error Status bit = Math error trap was caused by an invalid accumulator shift = Math error trap was not caused by an invalid accumulator shift bit 6 DIVOERR: Divide-by-Zero Error Trap Status bit = Math error trap was caused by a divide-by-zero = Math error trap was not caused by a divide-by-zero = Math error trap was not caused by a divide-by-zero = Math error trap was not caused by a divide-by-zero = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit = Math error trap has occurred = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit = Address error trap has occurred = Address error trap has occurred 	bit 8	COVTE: Cata	astrophic Overf	low Trap Enat	ole bit							
bit 7 SFTACERR: Shift Accumulator Error Status bit 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift bit 6 DIV0ERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred		•		erflow of Accu	mulator A or B i	s enabled						
 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift bit 6 DIV0ERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 												
 0 = Math error trap was not caused by an invalid accumulator shift bit 6 DIV0ERR: Divide-by-Zero Error Trap Status bit 1 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' MATHERR: Math Error Trap Status bit = Math error trap has occurred = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit = Address error trap has occurred 	bit 7											
1 = Math error trap was caused by a divide-by-zero 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred												
 0 = Math error trap was not caused by a divide-by-zero bit 5 Unimplemented: Read as '0' bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 1 = Address error trap has occurred 	bit 6	DIV0ERR: Divide-by-Zero Error Trap Status bit										
bit 4 MATHERR: Math Error Trap Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred												
1 = Math error trap has occurred 0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred	bit 5	Unimplemen	ted: Read as '	0'								
0 = Math error trap has not occurred bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred	bit 4	-										
bit 3 ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred												
1 = Address error trap has occurred			-									
	bit 3			-								
·												

INTCOMA, INTERDURT CONTROL DECISTER A

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

 bit 2
 STKERR: Stack Error Trap Status bit

 1 = Stack error trap has occurred
 0

 0 = Stack error trap has not occurred

 bit 1
 OSCFAIL: Oscillator Failure Trap Status bit

 1 = Oscillator failure trap has occurred

 0 = Oscillator failure trap has not occurred

 0 = Oscillator failure trap has not occurred

 bit 0
 Unimplemented: Read as '0'

REGISTER 7-	4: INTCO	N2: INTERR		ROL REGIST	ER 2			
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI	—	—	—	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	—	—	—	—	INT2EP	INT1EP	INT0EP	
bit 7							bit 0	
· · ·								
Legend:						(0)		
R = Readable I		W = Writable		-	mented bit, read			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15 bit 14	1 = Uses alter 0 = Uses star DISI: DISI In 1 = DISI inst	ble Alternate Int rnate vector tab idard (default) struction Status ruction is active ruction is not a	ble vector table s bit	Table bit				
bit 13-3		ted: Read as '						
bit 2	•	rnal Interrupt 2		Polarity Selec	t bit			
	1 = Interrupt of	on negative edg	ge					
bit 1	1 = Interrupt of	rnal Interrupt 1 on negative edg on positive edg	ge	Polarity Selec	t bit			
bit 0	1 = Interrupt of	rnal Interrupt 0 on negative edg on positive edg	ge	Polarity Selec	t bit			

REGISTER	7-5: IFS0: I	NTERRUPT	FLAG STAT	US REGISTE	ER 0		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	—	ADIF	U1TXIF ⁽¹⁾	U1RXIF ⁽¹⁾	SPI1IF ⁽¹⁾	SPI1EIF ⁽¹⁾	_
bit 15			·			· · ·	bit 8
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	0-0	0-0	0-0	T1IF	OC1IF ⁽¹⁾	IC1IF ⁽²⁾	INT0IF
bit 7			_		OCTIFY /		bit C
Legend:							
R = Readable	a hit	W = Writable	hit	II – I Inimpler	mented bit, read	d as 'O'	
-n = Value at		'1' = Bit is se		'0' = Bit is cle			
-n = value at	PUR	I = Bit is se	l		ared	x = Bit is unkno	own
bit 15-14	Unimplemen	ted: Read as	·0'				
bit 13	ADIF: ADC G	roup Convers	ion Complete I	nterrupt Flag S	Status bit		
		equest has oc equest has no					
bit 12	U1TXIF: UAR	RT1 Transmitte	r Interrupt Flag	g Status bit ⁽¹⁾			
		equest has oc					
		request has no					
bit 11			nterrupt Flag S	Status bit ⁽¹⁾			
		equest has oc equest has no					
bit 10	-	-	ot Flag Status b	oit ⁽¹⁾			
	1 = Interrupt r	request has or request has no	curred				
bit 9		•	pt Flag Status	hit(1)			
bit 0		request has oc		bit			
		request has no					
bit 8	Unimplemen	ted: Read as	·0'				
bit 7	T2IF: Timer2	Interrupt Flag	Status bit				
		equest has oc equest has no					
bit 6-4	Unimplemen	ted: Read as	ʻ0 '				
bit 3	T1IF: Timer1	Interrupt Flag	Status bit				
		equest has oc					
	•	request has no					
bit 2	•	•		upt Flag Status	s bit ⁽¹⁾		
		equest has oc equest has no					
bit 1	IC1IF: Input C	Capture Chanr	el 1 Interrupt F	lag Status bit ⁽	2)		
		equest has oc					
	-	request has no					
bit 0		•	Flag Status bi	t			
		request has oc request has no					
Note 1: Th	nis bit is not imple	amonted in the	ACDIC33E ING	SS001 dovice			

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_		INT2IF	—				_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	INT1IF	CNIF	AC1IF ⁽¹	MI2C1IF	SI2C1IF
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	INT2IF: Exter	mal Interrupt 2	Flag Status bi	t			
		request has oc					
	•	request has not					
bit 12-5 bit 4	•	ted: Read as '		1			
DIL 4		nal Interrupt 1 request has oc	•	L			
		request has not					
bit 3	CNIF: Input C	Change Notifica	tion Interrupt	Flag Status bit			
		request has oc					
		request has not					
bit 2		og Comparator	-	ag Status bit ⁽¹⁾			
		request has occ request has not					
bit 1	•	1 Master Even		ag Status hit			
bit i		request has oc	•	ag olalas bit			
		request has not					
bit 0	SI2C1IF: I2C	1 Slave Events	Interrupt Flag	g Status bit			
	1 = Interrunt i	request has oc	ourred				
		request has not					

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

REGISTER 7-7	7: IFS3:	INTERRUPT I	FLAG STA	TUS REGIST	ER 3		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	_	—	_	—	_	PSEMIF	
bit 15				÷		•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	_	—	_	—	—
bit 7		•				•	bit 0
Legend:							
R = Readable b	e bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at PC)R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown

bit 15-10	Unimplemented: Read as '0'
bit 9	PSEMIF: PWM Special Event Match Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 8-0	Unimplemented: Read as '0'

REGISTER 7-8: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			_			—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	_	—	—	U1EIF ⁽¹⁾	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2	Unimplemented: Read as '0'
bit 1	U1EIF: UART1 Error Interrupt Flag Status bit ⁽¹⁾
	 I = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

Note 1: This bit is not implemented in the dsPIC33FJ06GS001 device.

REGISTER 7-9	9: IFS5: I	NTERRUPT	FLAG STAT	US REGIST	ER 5			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	
PWM2IF ⁽¹⁾	PWM1IF		_	_	—	—	—	
bit 15					bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
	_	<u> </u>	—	<u> </u>			JTAGIF	
bit 7							bit 0	
Legend:								
R = Readable b	it	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at P0	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
				•				
bit 15		M2 Interrupt FI	•	')				
	•	request has occ						
bit 14	•	equest has not						
DIL 14		M1 Interrupt FI						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 							
bit 13-1	-	ted: Read as '						
bit 0	JTAGIF: JTA	G Interrupt Flag	status bit					
		equest has occ						
	0 = Interrupt request has not occurred							

Note 1: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 7	-10: IFS6: I	NTERRUPT	FLAG STAT	US REGIST	ER 6			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	
ADCP1IF	ADCP0IF	—	_	_	_	—		
bit 15							bit 8	
								
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
AC2IF ⁽¹⁾	—	—	—	—		PWM4IF ⁽²⁾	—	
bit 7							bit 0	
[
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15 bit 14	1 = Interrupt r 0 = Interrupt r ADCP0IF: AE 1 = Interrupt r	DC Pair 1 Conv request has occ request has not DC Pair 0 Conv request has occ request has not	curred coccurred ersion Done curred					
bit 13-8	Unimplemen	ted: Read as ')'					
bit 7	AC2IF: Analo	g Comparator 2	2 Interrupt Fla	ag Status bit ⁽¹⁾				
		request has occ request has not						
bit 6-2	Unimplemen	ted: Read as ')'					
bit 1	1 = Interrupt r	/M4 Interrupt FI request has occ request has not	curred	(2)				

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

Unimplemented: Read as '0'

2: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

bit 0

REGISTER	R 7-11: IFS7:	INTERRUPT	FLAG STAT	US REGISTI	ER 7			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	<u> </u>				<u> </u>			
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
—	—	—	ADCP6IF		—	ADCP3IF ⁽¹⁾	ADCP2IF ⁽²⁾	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplei	mented bit, rea	ad as '0'		
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 15-5	Unimplemer	nted: Read as	'0'					
bit 4	ADCP6IF: AI	DC Pair 6 Con	version Done I	nterrupt Flag S	Status bit			
	1 = Interrupt	request has or	curred					
	0 = Interrupt	request has no	ot occurred					
bit 3-2	Unimplemer	nted: Read as	'0'					
bit 1	ADCP3IF: AI	DC Pair 3 Con	version Done I	nterrupt Flag S	Status bit ⁽¹⁾			
	1 = Interrupt request has occurred							
	0 = Interrupt request has not occurred							
bit 0	ADCP2IF: AI	DC Pair 2 Con	version Done I	nterrupt Flag S	Status bit ⁽²⁾			
		request has or						
	0 = Interrupt	request has no	ot occurred					

- Note 1: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.
 - 2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 7	-12: IEC0:	INTERRUPT	ENABLE CO		GISTER 0		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	—	ADIE	U1TXIE ⁽¹⁾	U1RXIE ⁽¹⁾	SPI1IE ⁽¹⁾	SPI1EIE ⁽¹⁾	_
bit 15							bit
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	_	_	_	T1IE	OC1IE ⁽¹⁾	IC1IE ⁽²⁾	INTOIE
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15-14	Unimplemen	ted: Read as	ʻ0'				
bit 13	ADIE: ADC1	Conversion Conversion	omplete Interru	pt Enable bit			
		request is enal					
	-	request is not		(1)			
bit 12			er Interrupt Ena	ble bit(")			
		request is enal request is not o					
bit 11		-	Interrupt Enable	e bit ⁽¹⁾			
		request is enal	•				
		request is not					
bit 10	SPI1IE: SPI1	Event Interrup	ot Enable bit ⁽¹⁾				
		request is enal request is not (
bit 9	SPI1EIE: SPI	1 Event Interr	upt Enable bit ⁽¹	1)			
	•	request is enal request is not o					
bit 8	-	ted: Read as					
bit 7	-	Interrupt Enat					
		request is enal request is not					
bit 6-4	Unimplemen	ted: Read as	ʻ0 '				
bit 3	T1IE: Timer1	Interrupt Enat	ole bit				
		request is enal request is not					
bit 2	•	•	hannel 1 Interru	upt Enable bit ⁽	1)		
	1 = Interrupt i	request is enal request is not	bled				
bit 1	IC1IE: Input (Capture Chanr	nel 1 Interrupt E	Enable bit ⁽²⁾			
	1 = Interrupt i	request is enal request not en	bled				
bit 0		rnal Interrupt 0					
		request is enal request is not o					
Note 1: This	s bit is not impl	emented in ds	PIC335.106GS	001/1014/102	A devices		

REGISTER 7-12: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

Note 1: This bit is not implemented in dsPIC33FJ06GS001/101A/102A devices.

2: This bit is not implemented in the dsPIC33FJ06GS001 device.

REGISTER	7-13: IEC1: I	INTERRUPT	ENABLE CO		GISTER 1		
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_		INT2IE	_				—
bit 15		•		•			bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	INT1IE	CNIE	AC1IE ⁽¹⁾	MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as ')'				
bit 13		mal Interrupt 2					
		request is enab					
bit 12-5	•	request is not e ted: Read as '0					
bit 4	-						
DIL 4		nal Interrupt 1					
		request is not e					
bit 3	CNIE: Input C	hange Notifica	tion Interrupt	Enable bit			
		equest is enab					
	•	equest is not e					
bit 2		og Comparator	•	able bit ⁽¹⁾			
		request is enab					
bit 1	•	equest is not e		achla hit			
bit 1		1 Master Even request is enab		Table bit			
		request is not e					
bit 0	-	1 Slave Events		able bit			
		equest is enab	•				
	0 = Interrupt r	equest is not e	nabled				

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

REGISTER 7-	14: IEC3:	INTERRUPT	ENABLE CO		GISTER 3		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	_	—	—	PSEMIE	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
<u> </u>							

bit 15-10	Unimplemented: Read as '0'
bit 9	PSEMIE: PWM Special Event Match Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 8-0	Unimplemented: Read as '0'

REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—		—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	_	—	—	U1EIE ⁽¹⁾	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2	Unimplemented: Read as '0'
bit 1	U1EIE: UART1 Error Interrupt Enable bit ⁽¹⁾
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 0	Unimplemented: Read as '0'

Note 1: This bit is not implemented in the dsPIC33FJ06GS001 device.

REGISTER 7	-16: IEC5:	INTERRUPT	ENABLE CO	ONTROL RE	GISTER 5				
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0		
PWM2IE ⁽¹⁾	PWM1IE	—	_	_	—	_	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
			—			—	JTAGIE		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		
			(4)						
bit 15		/M2 Interrupt E							
		request is enab request is not e							
bit 14	-	/M1 Interrupt E							
Dit 14		request is enab							
		request is not e							
bit 13-1	Unimplemen	ted: Read as '	כי						
bit 0	JTAGIE: JTA	G Interrupt Ena	ble bit						
	1 = Interrupt r	request is enab	led						
	0 = Interrupt r	request is not e	nabled						

REGISTER 7-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

Note 1: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 7	-17: IEC6:	INTERRUPT	ENABLE C	ONTROL RE	GISTER 6		
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
ADCP1IE	ADCP0IE	—	_	—	—	—	
bit 15						· · ·	bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
AC2IE ⁽¹⁾	—	—	—	—	—	PWM4IE ⁽²⁾	
bit 7							bit 0
1							
Legend:			,				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared		wn
bit 15 bit 14	1 = Interrupt r 0 = Interrupt r ADCP0IE: AE 1 = Interrupt r	request is enab request is not e	led nabled ersion Done led	Interrupt Enabl			
bit 13-8	Unimplemen	ted: Read as '	C				
bit 7	1 = Interrupt r	og Comparator : request is enab request is not e	led	nable bit ⁽¹⁾			
bit 6-2	•	ted: Read as '					
bit 1	PWM4IE: PW 1 = Interrupt r	/M4 Interrupt E request is enab request is not e	nable bit ⁽²⁾ led nabled				

bit 0 Unimplemented: Read as '0'

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

2: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

LOIDIEN	7-18: IEC7:	NTERRUPT	ENABLE CO	ONTROL RE	GISTER 7		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—			—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
		—	ADCP6IE			ADCP3IE ⁽¹⁾	ADCP2IE ⁽²⁾
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	t POR	DR '1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4	ADCP6IE: AI	C Pair 6 Conv	ersion Done li	nterrupt Enable	e bit		
		equest is enab					
	•	equest is not e					
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 3-2 bit 1	Unimplemen ADCP3IE: AI	ted: Read as ' C Pair 3 Conv	o' ersion Done Iı	nterrupt Enable	e bit ⁽¹⁾		
	Unimplemen ADCP3IE: AI	ted: Read as ' OC Pair 3 Conv equest is enab	ວ' ersion Done lı led	nterrupt Enable	e bit ⁽¹⁾		
bit 1	Unimplemen ADCP3IE: AI 1 = Interrupt I 0 = Interrupt I	ted: Read as ' OC Pair 3 Conv equest is enab equest is not e	o' ersion Done II led nabled	·			
	Unimplemen ADCP3IE: AI 1 = Interrupt I 0 = Interrupt I	ted: Read as ' OC Pair 3 Conv equest is enab	o' ersion Done II led nabled	·			
bit 1	Unimplemen ADCP3IE: AI 1 = Interrupt I 0 = Interrupt I ADCP2IE: AI 1 = Interrupt I	ted: Read as ' OC Pair 3 Conv equest is enab equest is not e	o' ersion Done II led nabled ersion Done II led	·			

Note 1: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		T1IP<2:0>				OC1IP<2:0> ⁽¹⁾				
oit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		IC1IP<2:0> ⁽²⁾		_		INT0IP<2:0>				
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable b	bit	U = Unimple	mented bit, re	ad as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkno	wn			
bit 15	Unimpleme	nted: Read as '0	,							
bit 14-12	-	Timer1 Interrupt								
	111 = Interro	upt is Priority 7 (h	nighest priorit	ty interrupt)						
	•									
	•									
	001 = Interrupt is Priority 1									
		upt source is disa								
bit 11	-	nted: Read as '0								
bit 10-8		Cutput Compa		-	ity bits(")					
	•	upt is Priority 7 (h	lignest priori	ly interrupt)						
	•									
	• 001 - Intorr	upt is Priority 1								
		upt is Phoney 1 upt source is disa	abled							
bit 7		nted: Read as '0								
bit 6-4	-	Input Capture C		errupt Priority b	oits ⁽²⁾					
	111 = Interro	upt is Priority 7 (h	nighest priorit	ty interrupt)						
	•									
	•									
		upt is Priority 1								
		upt source is disa								
bit 3	-	nted: Read as '0								
bit 2-0		>: External Interru								
	111 = Interru	upt is Priority 7 (h	highest priori	ty interrupt)						
	•									
	•									
		upt is Priority 1 upt source is disa	blod							

2: These bits are not implemented in dsPIC33FJ06GS001/101A/102A devices.

REGISTER 7-20: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1								
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
		T2IP<2:0>		—	—	—		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
		—	—	_				
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15 Unimplemented: Read as '0' bit 14-12 T2IP<2:0>: Timer2 Interrupt Priority bits								
	• • 001 = Interru	pt is Priority 7(pt is Priority 1 pt source is dis		ty interrupt)				
bit 11-0	Unimpleme	Unimplemented: Read as '0'						

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	U1RXIP<2:0> ⁽¹⁾ — SPI1IP<2:0>				SPI1IP<2:0>(1)					
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_		SPI1EIP<2:0>(1)				_	_			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable b	pit	U = Unimpler	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	•	ented: Read as '0								
bit 14-12		::0>: UART1 Rece		•						
	111 = Inte	rrupt is Priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rrupt is Priority 1								
	000 = Inte	rrupt source is disa	abled							
bit 11	Unimplem	ented: Read as '0)'							
bit 10-8	SPI1IP<2:	0>: SPI1 Event Int	errupt Priorit	y bits ⁽¹⁾						
	111 = Inte	rrupt is Priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
	• 001 = Inter	rrupt is Priority 1								
		rrupt source is disa	abled							
bit 7		iented: Read as '0								
bit 6-4	•	SPI1EIP<2:0>: SPI1 Error Interrupt Priority bits ⁽¹⁾								
		111 = Interrupt is Priority 7 (highest priority interrupt)								
	•		5	-,1 -,						
	•									
	•									
		raunt in Driarity 1								
		rrupt is Priority 1 rrupt source is disa	abled							

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—		—	—	_	_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		ADIP<2:0>		_		U1TXIP<2:0> ⁽¹)
bit 7							bit 0
Legend:							
R = Readab		W = Writable			mented bit, rea		
-n = Value at POR (1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown
bit 15-7	Unimpleme	nted: Read as '	0'				
bit 6-4	-	ADC1 Convers		Interrupt Priori	tv bits		
		upt is Priority 7	•		,		
	•						
	•						
		upt is Priority 1 upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0	U1TXIP<2:0	>: UART1 Tran	smitter Interru	upt Priority bits ⁽	1)		
	111 = Interru	upt is Priority 7	highest prior	ty interrupt)			
	•						
	•						
	• • 001 = Intern	upt is Priority 1					

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		CNIP<2:0>				AC1IP<2:0> ⁽¹⁾					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		MI2C1IP<2:0>		_		SI2C1IP<2:0>					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own				
bit 15	Unimpleme	ented: Read as '0	3								
bit 14-12	CNIP<2:0>	: Change Notificat	tion Interrup	t Priority bits							
	111 = Inter	rupt is Priority 7 (h	nighest prior	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is Priority 1									
		rupt source is disa	abled								
bit 11	Unimpleme	ented: Read as '0	,								
bit 10-8	AC1IP<2:0>: Analog Comparator 1 Interrupt Priority bits ⁽¹⁾										
	111 = Inter	rupt is Priority 7 (h	nighest prior	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is Priority 1									
		rupt source is disa	abled								
bit 7	Unimpleme	ented: Read as '0	,								
bit 6-4	MI2C1IP<2	:0>: I2C1 Master	Events Inter	rupt Priority bit	S						
	111 = Inter	rupt is Priority 7 (h	nighest prior	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is Priority 1									
		rupt source is disa	abled								
	Unimpleme	ented: Read as '0	,								
bit 3	omplom										
	-	:0>: I2C1 Slave E	vents Interru	pt Priority bits							
	SI2C1IP<2:	: 0>: I2C1 Slave E rupt is Priority 7 (h									
	SI2C1IP<2:										
bit 3 bit 2-0	SI2C1IP<2:										
	SI2C1IP<2: 111 = Inten										

Note 1: These bits are not implemented in dsPIC33FJ06GS101A/102A devices.

REGISTER 7-2	4: IPC5:	INTERRUPT	PRIORITY	CONTROL RI	EGISTER 5		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	_	_	_			INT1IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own

bit 2-0 INT1IP<2:0>: External Interrupt 1 Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) ٠ 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 7-25: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-1	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		INT2IP<2:0>		—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0' bit 6-4 INT2IP<2:0>: External Interrupt 2 Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3-0 Unimplemented: Read as '0'

REGISTER 7-26: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14										
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	_	—	—		—	—			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—		PSEMIP<2:0>		—	_	—	—			
bit 7							bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-7	Unimplement	ted: Read as '	0'							
bit 6-4	PSEMIP<2:0>	PWM Specia	al Event Match	Interrupt Prio	rity bits					
	111 = Interrup	ot is Priority 7 (highest priorit	y interrupt)						
	•									
	•									
	•									

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'

REGISTER 7-27: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_		—		_	—	_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		U1EIP<2:0> ⁽¹⁾		—	—	—	—
bit 7						•	bit 0
Legend:							

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	U1EIP<2:0>: UART1 Error Interrupt Priority bits ⁽¹⁾
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

Note 1: These bits are not implemented in the dsPIC33FJ06GS001 device.

REGISTER 7-2	28: IPC20:	INTERRUPT	PRIORITY	CONTROL F	REGISTER 20		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	_	—	_	—	JTAGIP<2:0>		
bit 7							bit 0
Legend:							
R = Readable b	pit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown

0001 = Interrupt is Priority 1 000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		PWM2IP ⁽¹⁾		—		PWM1IP<2:0>				
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_	_	_		_	_			
bit 7							bit C			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown			
bit 15	Unimpleme	nted: Read as '	0'							
bit 14-12	PWM2IP<2:0>: PWM2 Interrupt Priority bits ⁽¹⁾									
	111 = Interr	upt is Priority 7 (highest prior	ity)						
	•									
	•									
	•									
		upt is Priority 1 upt source is dis	abled							
bit 11	Unimpleme	nted: Read as '	0'							
bit 10-8	PWM1IP<2	:0>: PWM1 Inter	rupt Priority I	oits						
	111 = Interr	upt is Priority 7 (highest prior	ity)						
	•									
	•									
	•									
		upt is Priority 1								
	000 - Interr	unt courco ie die	bolde							
bit 7-0		upt source is dis ented: Read as '								

Note 1: These bits are not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 7 -	-30: IPC24:	INTERRUPT	PRIORITY	CONTROL F	REGISTER 24		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		PWM4IP ⁽¹⁾		—	—	—	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-7	Unimplemen	ted: Read as 'o)'				
bit 6-4	PWM4IP<2:0	>: PWM4 Interr	rupt Priority b	its ⁽¹⁾			
	111 = Interrup	ot is Priority 7 (I	highest priorit	ty)			
	•						
	•						
	•						
	•						
	• 001 = Interrup	ot is Priority 1					
		ot is Priority 1 ot source is disa	abled				

Note 1: These bits are not implemented in dsPIC33FJ06GS102A/202A devices.

REGISTER	7-31: IPC28	5: INTERRUPT	PRIORITY	CONTROL F	REGISTER 25			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
_		AC2IP<2:0>(1)		—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	_	—	—	_		—	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15	Unimpleme	nted: Read as '	0'					
bit 14-12	AC2IP<2:0>	: Analog Compa	arator 2 Interi	rupt Priority bits	(1)			
	111 = Interru	upt is Priority 7 (highest prior	ity)				
	•							
	•							

REGISTER 7-31: IPC25: INTERRUPT PRIORITY CONTROL REGISTER 25

002	1 =	Interru	pt i	is	Prior	ity 1	
000) =	Interru	pt :	so	urce	is d	isabled
 					_		

bit 11-0 Unimplemented: Read as '0'

Note 1: These bits are not implemented in dsPIC33FJ06GS101A/102A devices.

REGISTER	7-32: IPC2	7: INTERRUPT	PRIORITY		REGISTER 2	7		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_		ADCP1IP<2:0>		_		ADCP0IP<2:0>		
bit 15							bit	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_		_	_	_	_		_	
bit 7							bit (
Legend:								
R = Readabl		W = Writable t	oit	-	nented bit, rea			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	leared x = Bit is unknown			
	• • 001 = Interr	upt is Priority 7 (I upt is Priority 1 upt source is disa		ty interrupt)				
bit 11	Unimpleme	nted: Read as '0)'					
bit 10-8	111 = Interr • • 001 = Interr	t:0>: ADC Pair 0 upt is Priority 7 (f upt is Priority 1 upt source is disa	nighest priorit	•	Priority bits			
bit 7-0		nted: Read as '0						

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	_	—	_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	
—	A	DCP3IP<2:0>(1)	—	A	.DCP2IP<2:0> ⁽²	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own
bit 15-7	•	ted: Read as '					
bit 6-4				Done Interrupt F	Priority bits ⁽¹⁾		
	111 = Interru	ot is Priority 7 (highest priori	ty interrupt)			
	•						
	•						
	• 001 = Interruj						
		ot is Priority 1 ot source is dis	abled				
bit 3	000 = Interru Unimplemen	ot source is dis ted: Read as '	0'				
	000 = Interru Unimplemen	ot source is dis ted: Read as '	0'	Done Interrupt F	Priority bits ⁽²⁾		
bit 3 bit 2-0	000 = Interru Unimplemen ADCP2IP<2:0	ot source is dis ted: Read as '	0' Conversion		Priority bits ⁽²⁾		
	000 = Interru Unimplemen ADCP2IP<2:0	ot source is dis ted: Read as ')>: ADC Pair 2	0' Conversion		Priority bits ⁽²⁾		
bit 3 bit 2-0	000 = Interru Unimplemen ADCP2IP<2:0	ot source is dis ted: Read as ')>: ADC Pair 2	0' Conversion		Priority bits ⁽²⁾		
	000 = Interru Unimplemen ADCP2IP<2:0	ot source is dis ted: Read as ' D>: ADC Pair 2 ot is Priority 7 (0' Conversion		Priority bits ⁽²⁾		

- **Note 1:** These bits are not implemented in dsPIC33FJ06GS102A/202A devices.
 - **2**: These bits are not implemented in dsPIC33FJ06GS001/101A devices.

U-0 —	U-0	U-0	U-0	U-0	U-0	U-0
_	_					
			—	_	—	—
	•					bit 8
U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—		—	ADCP6IP<2:0>		
	•		•			bit 0
	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
	'1' = Bit is set		'0' = Bit is cle	eared x = Bit is unknown		
	U-0 —	W = Writable B	W = Writable bit	W = Writable bit U = Unimpler	W = Writable bit U = Unimplemented bit, read	— — — ADCP6IP<2:0> W = Writable bit U = Unimplemented bit, read as '0'

REGISTER 7-34: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29

bit 15-3 Unimplemented: Read as '0'

bit 2-0 ADCP6IP<2:0>: ADC Pair 6 Conversion Done Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

- •
- •

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 7-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
_	_	—	_		ILF	R<3:0>	
bit 15				1			bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—				VECNUM<6:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimplemen	ted bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unknow	n
bit 15-12 bit 11-8	ILR<3:0>: Ne 1111 = CPU	Ited: Read as '0' w CPU Interrupt Interrupt Priority Interrupt Priority Interrupt Priority	Level is 15 Level is 1	el bits			
bit 7	Unimplemen	ted: Read as '0'					
bit 6-0	VECNUM<6:	0>: Vector Numb	er of Pendin	ig Interrupt bits			
	•	nterrupt vector pe	ending is Nu	mber 9			

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

Complete the following steps to configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles; otherwise, the program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and the old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

The following steps outline the procedure to disable all user interrupts:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, 0xE0 with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(Level 8-Level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

8.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase Lock Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection
- An auxiliary PLL for ADC and PWM
- A simplified diagram of the oscillator system is shown in Figure 8-1.




FIGURE 8-1: OSCILLATOR SYSTEM DIAGRAM

8.1 CPU Clocking System

The devices provide six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with Postscaler

8.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 32 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

The LPRC internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Lock Loop (PLL) to provide a wide range of

output frequencies for device operation. PLL configuration is described in Section 8.1.3 "PLL Configuration".

The FRC frequency depends on the FRC accuracy (see Table 25-20) and the value of the FRC Oscillator Tuning register (see Register 8-4).

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 22.1 "Configuration Bits" for further details.) The initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected), FOSC, is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device and speeds up to 40 MHz are supported by the device architecture.

Instruction execution speed or device operating frequency, FCY, is given by Equation 8-1.

EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Reserved	Reserved	XX	100	—
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	—
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	—
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	—
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor, 'N1', is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor, 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor, 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4, or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC', is given by Equation 8-2.

EQUATION 8-2: Fosc CALCULATION

$$FOSC = FIN * \left(\frac{M}{N1 * N2}\right)$$

For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL (see Equation 8-3).

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

• If PLLPOST<1:0> = 00, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 8-3: XT WITH PLL MODE EXAMPLE

$$F_{CY} = \frac{F_{OSC}}{2} = \frac{1}{2} \left(\frac{10000000 * 32}{2 * 2} \right) = 40 \text{ MIPS}$$

8.2 Auxiliary Clock Generation

The auxiliary clock generation is used for a peripherals that need to operate at a frequency unrelated to the system clock, such as a PWM or ADC.

The primary oscillator and internal FRC oscillator sources can be used with an auxiliary PLL to obtain the auxiliary clock. The auxiliary PLL has a fixed 16x multiplication factor.

The auxiliary clock has the following configuration restrictions:

- For proper PWM operation, auxiliary clock generation must be configured for 120 MHz (see Parameter OS56 in Table 25-18 in Section 25.0 "Electrical Characteristics"). If a slower frequency is desired, the PWM Input Clock Prescaler (Divider) Select bits (PCLKDIV<2:0>) should be used.
- To achieve 1.04 ns PWM resolution, the auxiliary clock must use the 16x auxiliary PLL (APLL). All other clock sources will have a minimum PWM resolution of 8 ns.
- If the primary PLL is used as a source for the auxiliary clock, the primary PLL should be configured up to a maximum operation of 30 MIPS or less

8.3 Reference Clock Generation

The reference clock output logic provides the user with the ability to output a clock signal based on the system clock or the crystal oscillator on a device pin. The user application can specify a wide range of clock scaling prior to outputting the reference clock.




FIGURE 8-2: dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 PLL BLOCK DIAGRAM

8.4 Oscillator Control Registers

REGISTER	8-1: OSCC	ON: OSCILL	ATOR CON	TROL REGIS	STER(', ³⁾						
U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y				
		COSC<2:0>				NOSC<2:0> ⁽²⁾					
bit 15	•						bit				
	D 444 0			D /0.0			D 4440				
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	U-0	R/W-0				
	IOLOCK	LOCK		CF			OSWEN				
bit 7							bit				
Legend:		y = Value set	from Configu	ration bits on P	POR						
R = Readab	ole bit	W = Writable			mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkı	nown				
bit 15	Unimplemen	ted: Read as ') '								
bit 14-12	COSC<2:0>:	Current Oscilla	tor Selection	bits (read-only	/)						
		C Oscillator (FI									
		C Oscillator (FI	,	e-by-16							
		101 = Low-Power RC Oscillator (LPRC)									
		100 = Reserved 011 = Primary Oscillator (XT, HS, EC) with PLL									
		010 = Primary Oscillator (XT, HS, EC)									
		001 = Fast RC Oscillator (FRC) with PLL									
	000 = Fast R	C Oscillator (FI	RC)								
bit 11	Unimplemen	ted: Read as ')'								
bit 10-8	NOSC<2:0>:	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾									
		C Oscillator (FI									
		C Oscillator (Fl		e-by-16							
	100 = Reserv	ower RC Oscill									
		011 = Primary Oscillator (XT, HS, EC) with PLL									
	010 = Primar	010 = Primary Oscillator (XT, HS, EC)									
		001 = Fast RC Oscillator (FRC) with PLL									
L:1 7		C Oscillator (Fl									
bit 7		Clock Lock Ena		disabled FOU			01-01)				
		If clock switching is enabled and FSCM is disabled, FCKSM<1:0> (FOSC<7:6>) bits = 0b01): 1 = Clock switching is disabled, system clock source is locked									
						y clock switchir	ng				
bit 6		ipheral Pin Sel	-			-	-				
				to Peripheral I	Pin Select regis	ters is not allov	ved				
	0 = Peripheri	al Pin Select is	not locked, v	vrite to Periphe	eral Pin Select r	egisters is allov	ved				
bit 5	LOCK: PLL L	ock Status bit (read-only)								
		that PLL is in		•							
	0 = Indicates	that PLL is ou	t of lock, start	-up timer is in I	progress or PLI	is disabled					
	Vrites to this regis n the <i>"dsPIC33F/F</i>					cillator (Part IV	')" (DS70307				
2: C	Direct clock switch ed. This applies to	es between an clock switche	y Primary Oses in either dire	cillator mode w ection. In these	vith PLL and FF instances, the						
	RC mode as a tra				modes.						
2 • T	This register is rea	ot only on a Do	wor on Doco								

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3)

3: This register is reset only on a Power-on Reset (POR).

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

- bit 4 Unimplemented: Read as '0'
- bit 3 **CF:** Clock Fail Detect bit (read/clear by application)
 - 1 = FSCM has detected clock failure
 - 0 = FSCM has not detected clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/PIC24H Family Reference Manual" for details.
 - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: This register is reset only on a Power-on Reset (POR).

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>				
oit 15							bit			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PLLP	OST<1:0>	_		F	PLLPRE<4:	0>				
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	oit	U = Unimpleme	ented bit, re	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkno	own			
h:+ 4 F		u on lators at hi								
bit 15		er on Interrupt bi		ad the processor	clock/norinh	eral clock ratio is	sot to 1.1			
		s have no effect			ciock/peripi		50110 1.1			
bit 14-12		Processor Cloc								
	111 = Fcy/12	28								
	110 = FCY/64	-								
	101 = Fcy/32	2								
	100 = Fcy/16									
	011 = FCY/8	(default)								
	010 = Fcy/4									
	001 = Fcy/2 000 = Fcy/1									
bit 11		e Mode Enable	hit(1)							
				aturaan tha navin	havel ele else	and the presses				
		 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clocks 0 = Processor clock/peripheral clock ratio is forced to 1:1 								
bit 10-8				or Postscaler bits						
	111 = FRC c									
	110 = FRC c	•								
	101 = FRC c									
	100 = FRC c									
	011 = FRC c	•								
	010 = FRC c									
	001 = FRC c									
	000 = FRC c	livide-by-1 (defa	ult)							
bit 7-6	PLLPOST<1	:0>: PLL VCO (Dutput Divide	er Select bits (also	o denoted a	s 'N2', PLL postsc	aler)			
	11 = Output/	8								
	10 = Reserve									
	01 = Output/									
	00 = Output/									
bit 5		nted: Read as '								
bit 4-0	PLLPRE<4:0)>: PLL Phase [Detector Inpu	it Divider bits (als	o denoted a	is 'N1', PLL presca	aler)			
	11111 = Inp	ut/33								
	•									
	•									
	•									
	• • 00001 = Inp	ut/3								

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This register is reset only on a Power-on Reset (POR).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	_	_		_		_	PLLDIV8	
bit 15							bit 8	
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	
			PLLDI	V<7:0>				
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set	is set '0' = Bit is cle		ared x = Bit is unknown		nown	
bit 15-9	Unimplemen	ted: Read as '						
	Unimplemen			(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen	: PLL Feedba		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0>	: PLL Feedba		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0>	: PLL Feedba		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0>	: PLL Feedba		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0>	•: PLL Feedbad = 513		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • •	•: PLL Feedbad = 513		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • •	•: PLL Feedbad = 513		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • •	•: PLL Feedbad = 513		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • •	•: PLL Feedbad = 513 = 50 (default)		(also denoted	as 'M', PLL mu	ltiplier)		
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • • • • • • • • • • • • • • • • • • •	•: PLL Feedbad = 513 = 50 (default) = 4		(also denoted	as 'M', PLL mu	ltiplier)		

Note 1: This register is reset only on a Power-on Reset (POR).

11.0					BISTER ⁽²⁾	11.0	11.0			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	—		—	_	—	_			
bit 15							bit			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_			TUN	<5:0> ⁽¹⁾					
bit 7	I						bit (
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplei	mented bit, read	l as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unki	nown				
bit 15-6	Unimpleme	nted: Read as '	0'							
bit 5-0	TUN<5:0>:	TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾								
		enter frequency								
	011110 = C	enter frequency	+ 11.25% (8.)	20 MHz)						
	•									
	•									
	•									
	000001 = C	enter frequency								
		enter frequency	(7 37 MHz nd	nminal)						
	000000 = C	enter frequency enter frequency								
	000000 = C	enter frequency enter frequency								
	000000 = C									
	000000 = C									
	000000 = C 111111 = C 100001 = C		- 0.375% (7. - 11.625% (6	345 MHz) 6.52 MHz)						

- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
 - 2: This register is reset only on a Power-on Reset (POR).

R/W-0					ONTROL RE	GISTER'			
	R-0	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1		
ENAPLL	APLLCK	SELACLK	_	—	AF	PSTSCLR<2:0>	(<mark>2</mark>)		
bit 15							bit 8		
	DAALO								
R/W-0 ASRCSEL	R/W-0 FRCSEL	U-0	U-0	U-0	U-0	U-0	U-0		
bit 7	FRUSEL					_	 bit 0		
							bit 0		
Legend:									
R = Readable I	bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown		
pit 15		xiliary PLL Enal	ble bit						
	1 = APLL is e 0 = APLL is d								
bit 14	APLLCK: AP	LL Locked Stat	us bit (read-oi	nly)					
		that auxiliary P that auxiliary P		ck					
bit 13	SELACLK: Select Auxiliary Clock Source for Auxiliary Clock Divider bit								
		oscillators provi PLL (Fvco) prov							
bit 12-11	Unimplemen	ted: Read as ')'						
bit 10-8	APSTSCLR<2:0>: Auxiliary Clock Output Divider bits ⁽²⁾								
	111 = Divideo 110 = Divideo 101 = Divideo 100 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 000 = Divideo	d by 2 d by 4 d by 8 d by 16 d by 32 d by 64							
bit 7	ASRCSEL: Select Reference Clock Source for Auxiliary Clock bit								
		scillator is the o input is selected							
bit 6	1 = Selects F	lect Reference RC clock for au k source is dete	xiliary PLL						
	•		-						

(1) _ _ - -

2: The auxiliary clock postscaler must be configured to divide-by-1 (APSTSCLR<2:0> = 111) for proper operation of the PWM module.

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ROON		ROSSLP	ROSEL		RODIV	/<3:0> ⁽¹⁾		
bit 15			•	•			bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_			_				_	
bit 7							bit 0	
Logondu								
Legend: R = Readab	lo hit	W = Writable	hit	II – Unimplo	mented bit, rea	d as '0'		
-n = Value a		'1' = Bit is set		0 - 011111pie		x = Bit is unkr		
					eareu		IOWII	
bit 15	1 = Referen	erence Oscillator ce oscillator out ce oscillator out	out is enabled	on REFCLK0	pin ⁽²⁾			
bit 14	Unimpleme	nted: Read as '	0'					
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit 1 = Reference oscillator output continues to run in Sleep 0 = Reference oscillator output is disabled in Sleep							
bit 12	ROSEL: Reference Oscillator Source Select bit							
		or crystal used as clock used as th						
bit 11-8	RODIV<3:0	>: Reference Os	cillator Divide	r bits ⁽¹⁾				
	1110 = Refe 1101 = Refe 1001 = Refe 1011 = Refe 1010 = Refe 1001 = Refe 0111 = Refe 0110 = Refe 0110 = Refe 0101 = Refe 0100 = Refe 0101 = Refe	erence clock divi erence clock divi	ded by 16,38- ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8					
	0001 = Refe	erence clock divi erence clock divi erence clock						

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable; refer to Section 10.6 "Peripheral Pin Select (PPS)" for more information.

REGISTER 8-7:	LFSR	: LINEAR FEED	BACK S	HIFT REGISTI	ER		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	LFSR<14:8>						
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LFS	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POF	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown

bit 15 Unimplemented: Read as '0'

bit 14-0 LFSR<14:0>: Pseudo Random FRC Trim Value bits

8.5 Clock Switching Operation

Applications are free to switch among any of the four clock sources (primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

8.5.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 22.1 "Configuration Bits**" for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC<2:0> control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.5.2 OSCILLATOR SWITCHING SEQUENCE

To perform a clock switch, the following basic sequence is required:

- 1. If desired, read the COSC<2:0> bits to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC<2:0> control bits for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC<2:0> status bits with the new value of the NOSC<2:0> control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC<2:0> bit values are transferred to the COSC<2:0> status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled).

Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

- 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
- 3: Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

8.6 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate, even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then, the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.


If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

8.7 Pseudo-Random Generator

The pseudo-random generator is implemented with a 15-bit Linear Feedback Shift Register (LFSR), which is a shift register with a few exclusive OR gates. The shift register is clocked by the PWM clock and is a read-only register. The purpose of this feature is to provide the ability to randomly change the period or the active portion of the PWM.

A firmware routine can be used to read "n" random bits from the LFSR register and combine them, by either summing or performing another logical operation with the PWM period of the Duty Cycle registers. The result will be a PWM signal whose nominal period (or duty cycle) is the desired one, but whose effective value changes randomly. This capability will help in reducing the EMI/EMC emissions by spreading the power over a wider frequency range.

Figure 8-3 provides a block diagram of the LFSR.





NOTES:

9.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer (WDT) and Power-Saving Modes" (DS70196) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

These devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. Devices can manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

These devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC<2:0> bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 8.0 "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

The devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note:	SLEEP_MODE	and	DLE_	MODE are
	constants d	efined in	the	assembler
	include file fo	r the selec	ted de	evice.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate. This includes items, such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device will wake-up from Sleep mode on any of these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

9.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake-up from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

9.5 PMD Control Registers

REGISTER 9-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1							
U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0
	_	—	T2MD	T1MD		PWMMD ⁽¹⁾	—
bit 15							bit 8
R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	—	U1MD ⁽²⁾	_	SPI1MD ⁽²⁾	_	—	ADCMD
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	T2MD: Timer2 Module Disable bit
	1 = Timer2 module is disabled
	0 = Timer2 module is enabled
bit 11	T1MD: Timer1 Module Disable bit
	1 = Timer1 module is disabled
	0 = Timer1 module is enabled
bit 10	Unimplemented: Read as '0'
bit 9	PWMMD: PWM Module Disable bit ⁽¹⁾
	1 = PWM module is disabled
	0 = PWM module is enabled
bit 8	Unimplemented: Read as '0'
bit 7	I2C1MD: I2C1 Module Disable bit
	1 = I2C1 module is disabled
	0 = I2C1 module is enabled
bit 6	Unimplemented: Read as '0'
bit 5	U1MD: UART1 Module Disable bit ⁽²⁾
	1 = UART1 module is disabled
	0 = UART1 module is enabled
bit 4	Unimplemented: Read as '0'
bit 3	SPI1MD: SPI1 Module Disable bit ⁽²⁾
	1 = SPI1 module is disabled
	0 = SPI1 module is enabled
bit 2-1	Unimplemented: Read as '0'
bit 0	ADCMD: ADC Module Disable bit
	1 = ADC module is disabled
	0 = ADC module is enabled
Note 1: C	Droe the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be

- **Note 1:** Once the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be re-initialized.
 - 2: This bit is not implemented in the dsPIC33FJ06GS001 device.

REGISTER	9-2: PMD2	: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_		—	—	—	—	—	IC1MD ⁽¹⁾	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	_	—	—	—	—	_	OC1MD ⁽²⁾	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-9 bit 8	IC1MD: Input	ted: Read as '(Capture 1 Moo ture 1 module i ture 1 module i	dule Disable bit is disabled	(1)				

bit 7-1 Unimplemented: Read as '0'

bit 0 OC1MD: Output Compare 1 Module Disable bit⁽²⁾

1 = Output Compare 1 module is disabled

0 = Output Compare 1 module is enabled

- **Note 1:** This bit is not implemented in dsPIC33FJ06GS001/101A/102A devices.
 - 2: This bit is not implemented in the dsPIC33FJ06GS001 device.

REGISTER 9	EGISTER 9-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3						
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	—	—	_	_	CMPMD ⁽¹⁾	_	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				l as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown			

REGISTER 9-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

bit 10	CMPMD: Analog Comparator Module Disable bit ⁽¹⁾
	1 = Analog comparator module is disabled
	0 = Analog comparator module is enabled
bit 9-0	Unimplemented: Read as '0'

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

REGISTER 9-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	—	—	_	—	—
bit 15				Mark Monthine Co.			bit 8

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
—	—	—	—	REFOMD	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	REFOMD: Reference Clock Generator Module Disable bit
	1 = Reference clock generator module is disabled
	0 = Reference clock generator module is enabled
bit 2-0	Unimplemented: Read as '0'

REGISTER 9-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6								
U-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	
	—	—	_	PWM4MD ⁽¹⁾		PWM2MD ⁽²⁾	PWM1MD	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		•			x = Bit is unknown	
bit 15-12	Unimplement	ted: Read as '	כ'					
bit 11	PWM4MD: P\	WM Generator	4 Module Disa	able bit ⁽¹⁾				
		nerator 4 modu						
	0 = PWM Ger	nerator 4 modu	le is enabled					
bit 10	Unimplement	ted: Read as '	o'					
bit 9	PWM2MD: PWM Generator 2 Module Disable bit ⁽²⁾							
		nerator 2 modu						
	0 = PWM Ger	nerator 2 modu	le is enabled					
bit 8	PWM1MD: P\	WM Generator	1 Module Disa	able bit				
		nerator 1 modu	le is disabled					
	0 = PWM Ger	nerator 1 modu	le is enabled					

Note 1: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 9-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7							
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	_	—	—	CMP2MD ⁽¹⁾	CMP1MD ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—		—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1'		'1' = Bit is set	t '0' = Bit is cleared		ared	x = Bit is unknown	

bit 15-10	Unimplemented: Read as '0'
bit 9	CMP2MD: Analog Comparator 2 Module Disable bit ⁽¹⁾
	 1 = Analog Comparator 2 module is disabled 0 = Analog Comparator 2 module is enabled
bit 8	CMP1MD: Analog Comparator 1 Module Disable bit ⁽¹⁾
	1 = Analog Comparator 1 module is disabled0 = Analog Comparator 1 module is enabled
bit 7-0	Unimplemented: Read as '0'

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

REGISTER 9-7: PMD8: PERIPHERAL MODULE DISABLE CONTROL REGISTER 8							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	—
bit 15		·				·	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	_	_	—	—	—	CCSMD ⁽¹⁾	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow			own			

REGISTER 9-7: PMD8: PERIPHERAL MODULE DISABLE CONTROL REGISTER 8

bit 15-2 Unimplemented: Read as '0'

bit 1 CCSMD: Constant Current Source Module Disable bit⁽¹⁾

1 = Constant current source module is disabled

0 = Constant current source module is enabled

bit 0 Unimplemented: Read as '0'

Note 1: This bit is not implemented in dsPIC33FJ06GS101A/102A/202A devices.

10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 10.** "I/O Ports" (DS70193) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some digital only port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (for example, 5V), on any desired 5V tolerant pins, by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to the **"Pin Diagrams"** section for the available pins and their functionality.

10.3 Configuring Analog Port Pins

The ADPCFG and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The ADPCFG register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin, defined as a digital input (including the ANx pins), can cause the input buffer to consume current that exceeds the device specifications.

10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP. An example is shown in Example 10-1.

10.5 Input Change Notification

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States (COS), even in Sleep mode when the clocks are disabled. Depending on the device pin count, up to 16 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a Change-of-State.

Four control registers are associated with the CN module. The CNEN1 register contains the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pin.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin and eliminate the need for external resistors when the push button or keypad devices are connected. The pull-ups are enabled separately, using the CNPU1 register, which contains the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV	0xFF00, WO	; Configure PORTB<15:8> as inputs
MOV	WO, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

10.6 Peripheral Pin Select (PPS)

Peripheral Pin Select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.6.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 16 pins. The number of available pins depends on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn", in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

10.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


10.6.2.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-15). Each register contains sets of 6-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

Figure 10-2 illustrates the remappable pin selection for the U1RX input.

Note: For input mapping only, the Peripheral Pin Select (PPS) functionality does not have priority over the TRISx settings. Therefore, when configuring the RPx pin for input, the corresponding bit in the TRISx register must also be configured for input (i.e., set to '1').

FIGURE 10-2: REMAPPABLE MUX INPUT FOR U1RX



Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
Timer1 External Clock	T1CK	RPINR2	T1CKR<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<5:0>
SPI Data Input 1	SDI1	RPINR20	SDI1R<5:0>
SPI Clock Input 1	SCK1	RPINR20	SCK1R<5:0>
SPI Slave Select Input 1	SS1	RPINR21	SS1R<5:0>
PWM Fault Input	FLT1	RPINR29	FLT1R<5:0>
PWM Fault Input	FLT2	RPINR30	FLT2R<5:0>
PWM Fault Input	FLT3	RPINR30	FLT3R<5:0>
PWM Fault Input	FLT4	RPINR31	FLT4R<5:0>
PWM Fault Input	FLT5	RPINR31	FLT5R<5:0>
PWM Fault Input	FLT6	RPINR32	FLT6R<5:0>
PWM Fault Input	FLT7	RPINR32	FLT7R<5:0>
PWM Fault Input	FLT8	RPINR33	FLT8R<5:0>
External Synchronization Signal to PWM Master Time Base	SYNCI1	RPINR33	SYNCI1R<5:0>
External Synchronization Signal to PWM Master Time Base	SYNCI2	RPINR34	SYNCI2R<5:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

10.6.2.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 10-16 through Register 10-25). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.

FIGURE 10-3: MULTIPLEXING OF **REMAPPABLE OUTPUT** FOR RPn RPORn<5:0> Default 0 U1TX Output Enable 3 **U1RTS** Output Enable 4 **Output Enable** • • • OC1 Output Enable 18 PWM4L Output Enable 45 Default 0 U1TX Output 3 **U1RTS** Output 4 RPn Output Data • Х • • OC1 Output 18 PWM4L Output 45

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function	RPORn<5:0>	Output Name
NULL	000000	RPn tied to default port pin
U1TX	000011	RPn tied to UART1 transmit
U1RTS	000100	RPn tied to UART1 Ready-to-Send
SDO1	000111	RPn tied to SPI1 data output
SCK1	001000	RPn tied to SPI1 clock output
SS1	001001	RPn tied to SPI1 slave select output
OC1	010010	RPn tied to Output Compare 1
SYNCO1	100101	RPn tied to external device synchronization signal via PWM master time base
REFCLKO	100110	REFCLK output signal
ACMP1	100111	RPn tied to Analog Comparator 1 output
ACMP2	101000	RPn tied to Analog Comparator 2 output
PWM4H	101100	RPn tied to PWM output pins associated with PWM Generator 4
PWM4L	101101	RPn tied to PWM output pins associated with PWM Generator 4

10.6.2.3 Virtual Pins

Four virtual RPn pins (RP32, RP33, RP34 and RP35) are supported, which are identical in functionality to all other RPn pins, with the exception of pinouts. These four pins are internal to the devices and are not connected to a physical device pin.

These pins provide a simple way for inter-peripheral connection without utilizing a physical pin. For example, the output of the analog comparator can be connected to RP32 and the PWM Fault input can be configured for RP32 as well. This configuration allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

10.6.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. dsPIC33F devices include three features to prevent alterations to the peripheral map:


- · Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

10.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.



Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

10.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

10.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<5>) Configuration bit blocks the IOLOCK bit from being cleared, after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

10.7 I/O Helpful Tips

- In some cases, certain pins, as defined in 1. Table 25-9 under "Injection Current", have internal protection diodes to VDD and VSS. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin 2. (i.e., ANx) are always analog pins by default after any Reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0', regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin register in the ADC module (i.e., ADPCFG) by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, $TRISx = 0 \times 0$, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention; for example: AN2/CMP1C/CMP2A/RA2. This indicates that AN2 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- 4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD – 0.8), not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC Characteristics specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the "Absolute Maximum Ratings(1)" in Section 25.0, Electrical Characteristics of this

data sheet. For example:

VOH = 2.4V @ IOL = -6 mA and VDD = 3.3V

The maximum output current sourced by any 4x I/O pin = 15 mA.

LED source current <15 mA is technically permitted. Refer to the VOH/IOH graphs in Section 26.0 "DC and AC Device Characteristics Graphs" for additional information.

10.8 I/O Resources

Many useful resources related to I/O are provided on the Microchip web site (www.microchip.com).

10.8.1 KEY RESOURCES

- "dsPIC33F/PIC24H Family Reference Manual", Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33F/PIC24H Family Reference Manual" Sections
- Development Tools

10.9 Peripheral Pin Select Registers

The following registers are implemented for remappable peripheral configuration:

- 15 Input Remappable Peripheral Registers
- 19 Output Remappable Peripheral Registers

Note:	Input and output register values can only						
	be changed if IOLOCK (OSCCON<6>) = 0.						
	See Section 10.6.3.1 "Control Register						
	Lock" for a specific command sequence.						

Not all Output Remappable Peripheral registers are implemented on all devices. See the register description of the specific register for further details.

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
—	_		INT1R<5:0>								
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	_	—	—	—	—				
bit 7 bit 0											
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-14	Unimplemen	ted: Read as '	0'								
bit 13-8	INT1R<5:0>:	Assign Externa	al Interrupt 1 ((INTR1) to the (Corresponding	RPn Pin bits					
	111111 = Inr	out tipd to Vee									

ð	INTR<5:0>: Assign External Interrupt 1 (INTRT) to the Correl
	111111 = Input tied to Vss
	100011 = Input tied to RP35
	100010 = Input tied to RP34
	100001 = Input tied to RP33
	100000 = Input tied to RP32

• • 00000 = Input tied to RP0 Unimplemented: Read as '0'

bit 7-0

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	_	—	—	—	—		
bit 15	·	•					bit 8		
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	—		INT2R<5:0>						
bit 7 bit 0									
Legend:									
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-6	Unimplemen	ted: Read as ')'						
bit 5-0	INT2R<5:0>:	Assign Externa	al Interrupt 2 (INTR2) to the	Corresponding F	RPn Pin bits			
	111111 = Ing	out tied to Vss							
		out tied to RP35	i						
	100010 = Inp	out tied to RP34							
	100001 = Inp	out tied to RP33	1						
	100000 = Input tied to RP32								
	•								
	•								

.

00000 = Input tied to RP0

			-	-					
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	_			T1Cł	(R<5:0>				
bit 15	·						bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_			—	—		<u> </u>	—		
bit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un			nown		
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13-8	T1CKR<5:0>: Assign Timer1 External Clock (T1CK) to the Corresponding RPn Pin bits								
	111111 = Input tied to Vss								
	100011 = Input tied to RP35								
		out tied to RP34							
	100001 = Input tied to RP33								
	100000 = Input tied to RP32								
	•								
	•								
	•								
	00000 = Inpu	it tied to RP0							
bit 7-0	Unimplemen	ted: Read as '	0'						

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	_	—	—	—	—			
bit 15							bit 8			
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—	—			T2Ck	(R<5:0>					
bit 7	·						bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	at POR	'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
L# 45 0		ta da Da a di a a (i	-1							
bit 15-6	Unimplemen	ted: Read as ')							
bit 5-0	T2CKR<5:0>	: Assign Timer2	2 External Cl	ock (T2CK) to t	he Correspondi	ng RPn Pin bits	6			
	111111 = Inp	out tied to Vss								
100011 = Input tied to RP35										
	100010 = Input tied to RP34									
	100001 = Input tied to RP33									
	100000 = Inp	out tied to RP32	2							

REGISTER 10-4: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

-

•

00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—		_	—	—	_		
bit 15							bit 8		
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
		IC1R<5:0> ⁽¹⁾							
bit 7	bit 7 bit 0								
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-6	=	ted: Read as '							
bit 5-0	IC1R<5:0>: A	ssign Input Ca	pture 1 (IC1)	to the Corresp	onding RPn Pin	bits ⁽¹⁾			
	111111 = Inp	ut tied to Vss							
		ut tied to RP35							
		ut tied to RP34							
		ut tied to RP33							
	100000 = Inp	ut tied to RP32	2						
	•								
	•								
	•								
	00000 = Inpu	t tied to RP0							

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

Note 1: These bits are not implemented in dsPIC33FJ06GS001/101A/102A devices.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
			_	_		—					
bit 15							bit 8				
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
-		10.00-1	10,00-1		R<5:0> ⁽¹⁾	10/00-1	10.00-1				
bit 7							bit 0				
Levendi											
Legend:	ala hit		h:+		monted bit read						
R = Readab		W = Writable		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown							
-n = Value a	at POR	'1' = Bit is set		$0^{\circ} = Bit is cle$	eared	x = Bit is unkı	nown				
bit 15-6	Unimpleme	nted: Read as '	o'								
bit 5-0	OCFAR<5:0	>: Assign Outpu	It Compare A	(OCFA) to the	Corresponding	RPn Pin bits ⁽¹)				
		put tied to Vss									
		100011 = Input tied to RP35									
	100010 = Input tied to RP34										
		put tied to RP33									
	100000 = In	put tied to RP32	2								
	•										
	•										
	•										
	00000 = Inp	ut tied to RP0									

REGISTER 10-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0							
	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			U1CTS	R<5:0> ⁽¹⁾		
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—			U1RXF	<5:0> ⁽¹⁾		
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	oit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as ')'				
bit 13-8	U1CTSR<5:0)>: Assign UAR	T1 Clear-to-S	end (U1CTS) t	o the Correspo	nding RPn Pin	bits ⁽¹⁾
	111111 = In g	out tied to Vss			-	-	
		out tied to RP35	;				
		out tied to RP34					
		out tied to RP33					
	100000 = In p	out tied to RP32					
	•						
	•						
	•						
	00000 = Inp u	ut tied to RP0					
bit 7-6	Unimplemen	nted: Read as ')'				
bit 5-0	U1RXR<5:0>	. Assign UART	1 Receive (U1	RX) to the Co	rresponding RF	Pn Pin bits ⁽¹⁾	
		out tied to Vss					
		out tied to RP35	i				
	100010 = In p	out tied to RP34					
	100010 = Ing 100001 = Ing	out tied to RP33	1				
	100010 = Ing 100001 = Ing		1				
	100010 = Ing 100001 = Ing	out tied to RP33	1				
	100010 = Ing 100001 = Ing	out tied to RP33	1				
	100010 = Ing 100001 = Ing	out tied to RP33	1				

REGISTER 10-7: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			SCK1F	R<5:0> ⁽¹⁾		
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			SDI1R	<5:0> ⁽¹⁾		
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	SCK1R<5:0>	: Assign SPI1	Clock Input (S	CK1) to the Co	orresponding R	Pn Pin bits ⁽¹⁾	
	111111 = Inp	out tied to Vss					
		out tied to RP3					
		out tied to RP34					
		out tied to RP3					
	100000 = inp	out tied to RP32	2				
	•						
	•						
	00000 = Inpu	it tied to RP0					
bit 7-6		ted: Read as '	0'				
bit 5-0	•			11) to the Corre	esponding RPn	Pin bits ⁽¹⁾	
	1111111 = Inp		a.upat (02				
		out tied to RP3	5				
		out tied to RP34					
		out tied to RP33					
	100000 = Inp	out tied to RP32	2				
	•						
	•						
	•						
	00000 = Inpu	t tied to RP0					
	I	-					

REGISTER 10-8: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—	—	—			
bit 15							bit 8		
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
				SS1R	<5:0> ⁽¹⁾				
bit 7							bit 0		
r							1		
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-6	Unimplemen	ted: Read as ')'						
bit 5-0	SS1R<5:0>: /	Assign SPI1 Sla	ave Select Inp	put ($\overline{SS1}$) to the	e Corresponding	g RPn Pin bits ⁽¹)		
		out tied to Vss							
		out tied to RP35							
		out tied to RP34							
		out tied to RP33 out tied to RP32							
	•								
	•								
	•								
	00000 = Inpu	it tied to RP0							

REGISTER 10-9: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—				FLT1	R<5:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—		_			—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimpleme	nted: Read as ')'				

REGISTER 10-10: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

bit 15-14 Unimplemented: Read as '0

FLT1R<5:0>: Assign PWM Fault Input 1 (FLT1) to the Corresponding RPn Pin bits bit 13-8 111111 = Input tied to Vss 100011 = Input tied to RP35 100010 = Input tied to RP34 100001 = Input tied to RP33 100000 = Input tied to RP32

٠

00000 = Input tied to RP0

bit 7-0 Unimplemented: Read as '0'

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_			FLT3	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			FLT2	R<5:0>		
bit 7							bit (
Logondu							
Legend: R = Readab	le hit	W = Writable I	nit	II – I Inimplen	nented bit, read	d as '0'	
-n = Value a		'1' = Bit is set	JI	'0' = Bit is clea		x = Bit is unkr	
	IL FOR	I – DILIS SEL			areu	x – Dit is uliki	IOWIT
bit 15-14	Unimplomo	nted: Read as 'o	۰,				
	-				rrooponding D	Do Dio bito	
bit 13-8		•: Assign PWM F	auit input 5 (r	-L13) to the Ct	briesponding R	RPH PIH Dits	
	111111 = In						
	100011 = In	put tied to RP35					
	100011 = In 100010 = In	put tied to RP35 put tied to RP34					
	100011 = ln 100010 = ln 100001 = ln	put tied to RP35 put tied to RP34 put tied to RP33					
	100011 = ln 100010 = ln 100001 = ln	put tied to RP35 put tied to RP34					
	100011 = ln 100010 = ln 100001 = ln	put tied to RP35 put tied to RP34 put tied to RP33					
	100011 = ln 100010 = ln 100001 = ln	put tied to RP35 put tied to RP34 put tied to RP33					
	100011 = In 100010 = In 100001 = In 100000 = In •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32					
hił 7 6	100011 = In 100010 = In 100001 = In 100000 = In • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP32					
	100011 = In 100010 = In 100001 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0					
bit 7-6 bit 5-0	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F		FLT2) to the Co	prresponding R	RPn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss) [,] Fault Input 2 (F	FLT2) to the Co	prresponding R	RPn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35	₎ , Fault Input 2 (F	FLT2) to the Co	prresponding R	RPn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34) ⁾ Fault Input 2 (F	FLT2) to the Co	prresponding R	RPn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	ut tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as (0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	^{),} Fault Input 2 (F	⁻ LT2) to the Co	prresponding R	RPn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34	^{),} Fault Input 2 (F	⁻ LT2) to the Co	prresponding R	RPn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	ut tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as (0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	^{),} Fault Input 2 (F	FLT2) to the Co	prresponding R	RPn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	ut tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as (0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	^{),} Fault Input 2 (F	FLT2) to the Co	prresponding R	RPn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	ut tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as (0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	^{),} Fault Input 2 (F	⁻ LT2) to the Co	prresponding R	RPn Pin bits	

REGISTER 10-11: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
				FLT5	R<5:0>		
bit 15							bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
				FLT4	R<5:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimpleme	ented: Read as '	0'				
bit 13-8	FI T5R<5.03	>• Assian PWM F	Fault Input 5 (FLT5) to the C	orrespondina	RPn Pin bits	
					5		
	111111 = Ir	nput tied to Vss nput tied to RP35			5		
	111111 = lr 100011 = lr 100010 = lr	nput tied to Vss nput tied to RP35 nput tied to RP34	5	,	J		
	111111 = lr 100011 = lr 100010 = lr 100001 = lr	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3	,			
	111111 = lr 100011 = lr 100010 = lr 100001 = lr	nput tied to Vss nput tied to RP35 nput tied to RP34	5 4 3	,			
	111111 = lr 100011 = lr 100010 = lr 100001 = lr	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3	,			
	111111 = lr 100011 = lr 100010 = lr 100001 = lr	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3	,			
	111111 = lr 100011 = lr 100010 = lr 100001 = lr	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3	,			
	111111 = Ir 100011 = Ir 100010 = Ir 100001 = Ir 100000 = Ir	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5 4 3	,			
	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir • • • • •	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33 nput tied to RP33	5 4 3 2	,			
bit 7-6 bit 5-0	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 000000 = Ir Unimpleme	nput tied to Vss nput tied to RP35 nput tied to RP35 nput tied to RP33 nput tied to RP32 out tied to RP0 ented: Read as '	5 4 3 2				
bit 7-6	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 00000 = Ir Unimpleme FLT4R<5:02	nput tied to Vss nput tied to RP35 nput tied to RP35 nput tied to RP35 nput tied to RP35 out tied to RP0 ented: Read as final to RP0	5 4 3 2				
bit 7-6	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 00000 = Ir Unimpleme FLT4R<5:02 111111 = Ir	nput tied to Vss nput tied to RP35 nput tied to RP35 nput tied to RP33 nput tied to RP32 out tied to RP0 ented: Read as '	5 4 3 2 0' Fault Input 4 (
bit 7-6	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 000000 = Ir Unimpleme FLT4R<5:0> 111111 = Ir 100011 = Ir	nput tied to Vss nput tied to RP35 nput tied to RP35 nput tied to RP35 nput tied to RP35 out tied to RP0 ented: Read as 'f >: Assign PWM F nput tied to Vss	5 4 3 2 0' Fault Input 4 (
bit 7-6	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 000000 = Ir 000000 = Ir Unimpleme FLT4R<5:03 11111 = Ir 100011 = Ir 100010 = Ir 100001 = Ir	nput tied to Vss nput tied to RP34 nput tied to RP34 nput tied to RP33 nput tied to RP32 nput tied to RP32 nput tied to RP3 nput tied to Vss nput tied to RP34 nput tied to RP34	5 4 3 2 0' Fault Input 4 (5 4 3				
bit 7-6	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 000000 = Ir 000000 = Ir Unimpleme FLT4R<5:03 11111 = Ir 100011 = Ir 100010 = Ir 100001 = Ir	nput tied to Vss nput tied to RP35 nput tied to RP35 nput tied to RP35 nput tied to RP35 ented: Read as 'n >: Assign PWM f nput tied to Vss nput tied to RP35 nput tied to RP35	5 4 3 2 0' Fault Input 4 (5 4 3				
bit 7-6	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 000000 = Ir 000000 = Ir Unimpleme FLT4R<5:03 11111 = Ir 100011 = Ir 100010 = Ir 100001 = Ir	nput tied to Vss nput tied to RP34 nput tied to RP34 nput tied to RP33 nput tied to RP32 nput tied to RP32 nput tied to RP3 nput tied to Vss nput tied to RP34 nput tied to RP34	5 4 3 2 0' Fault Input 4 (5 4 3				
bit 7-6	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 00000 = Ir 00000 = Ir Unimpleme FLT4R<5:02 111111 = Ir 100011 = Ir 100010 = Ir 100001 = Ir	nput tied to Vss nput tied to RP34 nput tied to RP34 nput tied to RP33 nput tied to RP32 nput tied to RP32 nput tied to RP3 nput tied to Vss nput tied to RP34 nput tied to RP34	5 4 3 2 0' Fault Input 4 (5 4 3				
bit 7-6	111111 = Ir 100011 = Ir 100010 = Ir 100000 = Ir 00000 = Ir 00000 = Ir Unimpleme FLT4R<5:02 111111 = Ir 100011 = Ir 100010 = Ir 100001 = Ir	nput tied to Vss nput tied to RP34 nput tied to RP34 nput tied to RP33 nput tied to RP32 nput tied to RP32 nput tied to RP3 nput tied to Vss nput tied to RP34 nput tied to RP34	5 4 3 2 0' Fault Input 4 (5 4 3				

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—			FLT7	R<5:0>		
bit 15	·						bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_				FLT6	R<5:0>		
bit 7							bit
Legend:							
R = Readabl	le hit	W = Writable b	nit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nwn
		1 Bit lo det		o Ditio didi			
bit 15-14	Unimpleme	nted: Read as '0	۱'				
	-					Do Dio hito	
bit 13-8	FLI/R<5:0>	Assign PWM F	-auit input 7 (i	-LI7) to the Co	prresponding R	RPN PIN DIIS	
		put tied to Vss					
	100011 = In	put tied to RP35					
	100011 = In 100010 = In	put tied to RP35 put tied to RP34					
	100011 = ln 100010 = ln 100001 = ln	put tied to RP35 put tied to RP34 put tied to RP33					
	100011 = ln 100010 = ln 100001 = ln	put tied to RP35 put tied to RP34					
	100011 = ln 100010 = ln 100001 = ln	put tied to RP35 put tied to RP34 put tied to RP33					
	100011 = ln 100010 = ln 100001 = ln	put tied to RP35 put tied to RP34 put tied to RP33					
	100011 = In 100010 = In 100001 = In 100000 = In •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32					
	100011 = In 100010 = In 100001 = In 100000 = In • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP32					
bit 7-6	100011 = In 100010 = In 100001 = In 100000 = In • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32					
bit 7-6 bit 5-0	100011 = In 100010 = In 100001 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP32		FLT6) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F		FLT6) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0) [,] Fault Input 6 (I	FLT6) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss	₎ , Fault Input 6 (I	FLT6) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	ut tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	^{),} Fault Input 6 (I	FLT6) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34	^{),} Fault Input 6 (I	FLT6) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	ut tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	^{),} Fault Input 6 (I	FLT6) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	ut tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	^{),} Fault Input 6 (I	⁻ LT6) to the Co	orresponding R	Pn Pin bits	
	100011 = In 100010 = In 100000 = In • • • • • • • • • • • • • • • • • • •	ut tied to RP35 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP36 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	^{),} Fault Input 6 (I	⁻ LT6) to the Co	prresponding R	Pn Pin bits	

REGISTER 10-13: RPINR32: PERIPHERAL PIN SELECT INPUT REGISTER 32

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—			SYNCI	1R<5:0>		
bit 15							bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
0-0	0-0	10/00-1	10/00-1		R<5:0>	10/00-1	10.00-1
 bit 7				TLIO	1(<0.0>		bit
							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimpleme	nted: Read as '	0'				
bit 13-8	SYNCI1R<5	:0>: Assign PW	M Master Time	e Base Externa	al Synchronizat	tion Signal to th	e
					· · , · · · ·		
	Correspondi	ng RPn Pin bits					
		ng RPn Pin bits put tied to Vss					
	111111 = ln 100011 = ln	put tied to Vss put tied to RP35	5				
	111111 = In 100011 = In 100010 = In	put tied to Vss put tied to RP35 put tied to RP34	5 4				
	111111 = ln 100011 = ln 100010 = ln 100001 = ln	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33	5 4 3				
	111111 = ln 100011 = ln 100010 = ln 100001 = ln	put tied to Vss put tied to RP35 put tied to RP34	5 4 3				
	111111 = ln 100011 = ln 100010 = ln 100001 = ln	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33	5 4 3				
	111111 = ln 100011 = ln 100010 = ln 100001 = ln	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33	5 4 3				
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 put tied to RP32	5 4 3				
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33	5 4 3				
bit 7-6	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 put tied to RP32	5 4 3 2				
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP32 put tied to RP33 put tied to RP32 ut tied to RP32	5 4 3 2	FLT8) to the Co	prresponding R	Pn Pin bits	
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP30 nted: Read as f	5 4 3 2	FLT8) to the Co	prresponding R	Pn Pin bits	
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 ut tied to RP34 ut tied to RP0 nted: Read as for	5 4 3 2 0' Fault Input 8 (F	FLT8) to the Co	orresponding R	Pn Pin bits	
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 put tied to RP34 ut tied to RP0 nted: Read as f Assign PWM I put tied to Vss put tied to RP34 put tied to RP34	5 4 3 2 0' Fault Input 8 (F 5 4	FLT8) to the Co	orresponding R	Pn Pin bits	
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 put tied to RP34 ut tied to RP34 put tied to Vss put tied to RP34 put tied to RP34 put tied to RP34	5 4 3 2 0' Fault Input 8 (F 5 4 3	FLT8) to the Co	orresponding R	Pn Pin bits	
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 put tied to RP34 ut tied to RP0 nted: Read as f Assign PWM I put tied to Vss put tied to RP34 put tied to RP34	5 4 3 2 0' Fault Input 8 (F 5 4 3	FLT8) to the Co	orresponding R	Pn Pin bits	
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 put tied to RP34 ut tied to RP34 put tied to Vss put tied to RP34 put tied to RP34 put tied to RP34	5 4 3 2 0' Fault Input 8 (F 5 4 3	FLT8) to the Co	orresponding R	Pn Pin bits	
bit 7-6 bit 5-0	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 put tied to RP34 ut tied to RP34 put tied to Vss put tied to RP34 put tied to RP34 put tied to RP34	5 4 3 2 0' Fault Input 8 (F 5 4 3	⁻ LT8) to the Co	orresponding R	Pn Pin bits	
	111111 = In 100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to Vss put tied to RP34 put tied to RP34 put tied to RP33 put tied to RP33 put tied to RP34 ut tied to RP34 put tied to Vss put tied to RP34 put tied to RP34 put tied to RP34	5 4 3 2 0' Fault Input 8 (F 5 4 3	FLT8) to the Co	orresponding R	Pn Pin bits	

REGISTER 10-14: RPINR33: PERIPHERAL PIN SELECT INPUT REGISTER 33

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—		—	—	_	—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_			SYNC	l2R<5:0>		
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown

REGISTER 10-15: RPINR34: PERIPHERAL PIN SELECT INPUT REGISTER 34

bit 15-6 Unimplemented: Read as '0'

bit 5-0

SYNCI2R<5:0>: Assign PWM Master Time Base External Synchronization Signal to the Corresponding RPn Pin bits

111111 = Input tied to Vss 100011 = Input tied to RP35 100010 = Input tied to RP34 100001 = Input tied to RP33 100000 = Input tied to RP32 •

00000 = Input tied to RP0

© 2011-2012 Microchip Technology Inc.

REGISTER 10-16: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP1F	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RPOF	२<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemer	ted: Read as '	0'				
bit 13-8	RP1R<5:0>:	Peripheral Out	put Function	is Assigned to F	RP1 Output Pir	n bits	
	(see Table 10	-2 for peripher	al function nu	mbers)			
bit 7-6	Unimplemer	ted: Read as '	0'				

bit 5-0 **RP0R<5:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-17: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP3F	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP2F	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP3R<5:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP2R<5:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-18: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—			RP5R<5:0>					
bit 15							bit 8	

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		RP4R<5:0>					
bit 7							bit 0	

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP5R<5:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP4R<5:0>: Peripheral Output Function is Assigned to RP4 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

REGISTER 10-19: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP7R<5:0>						
bit 15							bit 8		

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP6R<5:0>					
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8	RP7R<5:0>: Peripheral Output Function is Assigned to RP7 Output Pin bits
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'

bit 5-0 **RP6R<5:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_		RP9R<5:0> ⁽¹⁾					
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				RP8R•	<5:0> ⁽¹⁾			
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					
ι								
bit 15-14	Unimpleme	ented: Read as '	0'					

REGISTER 10-20: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

bit 13-8	RP9R<5:0>: Peripheral Output Function is Assigned to RP9 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP8R<5:0>: Peripheral Output Function is Assigned to RP8 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 10-21: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

							1	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—		RP11R<5:0> ⁽¹⁾					
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP10F	<5:0> ⁽¹⁾		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14Unimplemented: Read as '0'bit 13-8RP11R<5:0>: Peripheral Output Function is Assigned to RP11 Output Pin bits⁽¹⁾

(see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP10R<5:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)

REGISTER 10-22: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP13R	<<5:0> ⁽¹⁾		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—		RP12R<5:0> ⁽¹⁾					
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP13R<5:0>: Peripheral Output Function is Assigned to RP13 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP12R<5:0>: Peripheral Output Function is Assigned to RP12 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 10-23: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
		<5:0> ⁽¹⁾	RP15R			—	
bit 8							bit 15
							bit 15

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			RP14F	<<5:0> ⁽¹⁾		
t	pit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP15R<5:0>: Peripheral Output Function is Assigned to RP15 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'

bit 5-0 **RP14R<5:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)

LOIDIEN							
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_			RP33	R<5:0>		
bit 15		·					bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—			RP32R<5:0>				
bit 7							bit (
Legend:							
R = Readable bit W		W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknowr			nown		

REGISTER 10-24: RPOR16: PERIPHERAL PIN SELECT OUTPUT REGISTER 16

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

bit 13-8	RP33R<5:0>: Peripheral Output Function is Assigned to RP33 Output Pin bits
	(see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP32R<5:0>: Peripheral Output Function is Assigned to RP32 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

REGISTER 10-25: RPOR17: PERIPHERAL PIN SELECT OUTPUT REGISTER 17

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		RP35R<5:0>					
bit 15							bit 8	

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP34R<5:0>						
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP35R<5:0>:** Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP34R<5:0>:** Peripheral Output Function is Assigned to RP34 Output Pin bits (see Table 10-2 for peripheral function numbers)

11.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11. "Timers"** (DS70205) in the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as a time counter for the Real-Time Clock (RTC) or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low-power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source
- The Timer1 External Clock Input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler

The unique features of Timer1 allow it to be used for Real-Time Clock applications. A block diagram of Timer1 is shown in Figure 11-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- · Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer1 modes are determined by the following bits:


- Timer1 Clock Source Control bit: TCS (T1CON<1>)
- Timer1 Synchronization Control bit: TSYNC (T1CON<2>)
- Timer1 Gate Control bit: TGATE (T1CON<6>)

The Timer1 control bit settings for different operating modes are given in the Table 11-1.

TABLE 11-1:	TIMER1 MODE SETTINGS
-------------	----------------------

Mode	TCS	TGATE	TSYNC
Timer1	0	0	х
Gated Timer1	0	1	х
Synchronous Counter	1	х	1
Asynchronous Counter	1	х	0

FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



11.1 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL					—			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKP	S<1:0>		TSYNC	TCS				
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	TON: Timer1	On bit								
	1 = Starts 16-	-bit Timer1								
	0 = Stops 16-	-bit Timer1								
bit 14	Unimplemer	nted: Read as '	0'							
bit 13	TSIDL: Stop	in Idle Mode bi	t							
	1 = Discontinues module operation when device enters Idle mode									
	0 = Continues module operation in Idle mode									
bit 12-7	Unimplemer	nted: Read as '	0'							
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
	<u>When TCS = 1:</u> This bit is ignored.									
	When TCS =									
		ne accumulatio								
		ne accumulatio								
bit 5-4	11 = 1:256	: Timer1 Input	CIOCK Presca	ale Select bits						
	10 = 1:64									
	01 = 1:8									
	00 = 1:1									
bit 3	Unimplemer	nted: Read as '	0'							
bit 2	TSYNC: Time	er1 External Cl	ock Input Syr	chronization S	elect bit					
	When TCS = 1:									
	1 = Synchronizes external clock input									
	 0 = Does not synchronize external clock input When TCS = 0: 									
	This bit is ign									
bit 1	•	Clock Source	Select bit							
Dit 1		clock from T1C		risina edae)						
	0 = Internal c			liellig euge)						

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

12.0 TIMER2 FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11. "Timers"** (DS70205) in the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 is a Type B timer with an external clock input (TxCK) that is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The Timer2 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (Fcy). In Synchronous Counter mode, the input clock is derived from the external clock input at the TxCK pin.

The Timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

The Timer control bit settings for different operating modes are given in Table 12-1.

TABLE 12-1: TIMER MODE SETTINGS


Mode	TCS	TGATE
Timer	0	0
Gated Timer	0	1
Synchronous Counter	1	х

12.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 2. Set the Clock and Gating modes using the TCS and TGATE bits.
- 3. Load the Timer Period value into the PRx register.
- 4. If interrupts are required, set the Timerx Interrupt Enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 5. Set the TON bit.

FIGURE 12-1: TYPE B TIMER BLOCK DIAGRAM (x = 2)



12.2 Timer2 Control Register

REGISTER 12-1: T2CON: TIMER2 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	_							
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0			
	TGATE TCKPS<1:0> — — TCS									
bit 7							bit (
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
							-			
bit 15	TON: Timerx	On bit								
	1 = Starts 16-	bit timer								
	0 = Stops 16-	bit timer								
oit 14	Unimplemen	ted: Read as ')'							
oit 13	TSIDL: Stop i	in Idle Mode bit								
		1 = Discontinues timer operation when device enters Idle mode								
		s timer operatio		le						
bit 12-7	Unimplemen	ted: Read as ')'							
bit 6		erx Gated Time	Accumulatio	n Enable bit						
	When TCS =									
	•	This bit is ignored. When TCS = 0:								
		$\frac{\text{when } 1 \text{ CS} = 0}{1}$ = Gated time accumulation is enabled								
		e accumulation								
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	le Select bits						
		11 = 1:256 prescale value								
		10 = 1:64 prescale value								
		01 = 1:8 prescale value 00 = 1:1 prescale value								
hit 2 0	-		, '							
bit 3-2	-	ted: Read as '								
bit 1		Clock Source S								
	1 = External d0 = Internal d	clock from T2Cl lock (Eosc/2)	× μπ							
bit 0		ted: Read as '	ı'							
	ommplemen		J							

13.0 INPUT CAPTURE

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the IC1 pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
 - Capture timer value on every falling edge of input at IC1 pin
 - Capture timer value on every rising edge of input at IC1 pin
- Capture timer value on every edge (rising and falling)
- · Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at IC1 pin
 - Capture timer value on every 16th rising edge of input at IC1 pin

The input capture module uses the Timer2 module as its timer; however, it can use either an internal or external clock.

Other operational features include:

- · Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values:
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- · Use of input capture to provide additional sources of external interrupts




FIGURE 13-1: INPUT CAPTURE BLOCK DIAGRAM

13.1 Input Capture Registers

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
	—	ICSIDL	—	—		—	_				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0				
ICTMR ⁽¹⁾	ICI<1:0>		ICOV	ICBNE		ICM<2:0>	1011 0				
bit 7							bit				
Legend:		HC = Hardware									
R = Readable		W = Writable b	it	-	mented bit, re						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15-14	Unimplement	ted: Read as '0'									
bit 13	ICSIDL: Input	Capture Module	e Stop in Idle (Control bit							
		ure module halt									
		ure module con	•	ate in CPU Idle	mode						
bit 12-8	•	ted: Read as '0'									
bit 7	ICTMR: Input Capture Timer Select bit ⁽¹⁾										
	1 = TMR2 cor 0 = Reserved	ntents are captu	red on capture	event							
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits										
	11 = Interrupt on every fourth capture event										
	10 = Interrupt on every third capture event										
	 01 = Interrupt on every second capture event 00 = Interrupt on every capture event 										
bit 4	-			it (read-only)							
	ICOV: Input Capture Overflow Status Flag bit (read-only) 1 = Input capture overflow occurred										
	0 = No input capture overflow occurred										
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)										
	1 = Input capture buffer is not empty, at least one more capture value can be read										
	0 = Input capture buffer is empty										
bit 2-0	ICM<2:0>: Input Capture Mode Select bits										
	111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode. Rising edge										
	detect only; all other control bits are not applicable. 110 = Unused (module disabled)										
		e mode, every 1		e							
	100 = Capture	e mode, every 4	th rising edge								
		100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge									
	 010 = Capture mode, every falling edge 001 = Capture mode, every edge (rising and falling). ICI<1:0> bits do not control interrupt generation 										
				t falling) ICI-1	·O> hits do no	t control interru	int generatio				

REGISTER 13-1: IC1CON: INPUT CAPTURE 1 CONTROL REGISTER

000 = Input capture module is turned off



14.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select either Timer1 or Timer2 for its time base. The module compares the value of the timer with the value of one or two Compare registers, depending on the operating mode selected. The state of the output pin changes when the timer value matches the Output Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.


The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection

Note:	The out	tput d	compa	ire i	module	is	not
	impleme	nted in	n the	dsPl	C33FJ06	GGS	001
	device.						

If a Fault condition is detected on the OCFA pin, the output pin(s) of the output compare module are placed in tri-state. The user may elect to use a pull-down or pull-up resistor on the PWM pin to provide for a desired state if a Fault condition occurs.

FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



14.1 Output Compare Modes


Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OC1CON<2:0>) register. Table 14-1 lists the different bit settings for the Output Compare modes. Figure 14-2 illustrates the output compare operation for various modes. The user


TABLE 14-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note:	Refer to Section 13. "Output Compare"		
	(DS70209) in the "dsPIC33F/PIC24H		
	Family Reference Manual" for OC1R and		
	OC1RS register restrictions.		

OCM<2:0>	Mode	OC1 Pin Initial State	OC1 Interrupt Generation
000	Module Disabled	Controlled by GPIO register	_
001	Active-Low One-Shot	0	OC1 rising edge
010	Active-High One-Shot	1	OC1 falling edge
011	Toggle	Current output is maintained	OC1 rising and falling edge
100	Delayed One-Shot	0	OC1 falling edge
101	Continuous Pulse	0	OC1 falling edge
110	PWM without Fault Protection	'0' if OC1R is zero,'1' if OC1R is non-zero	No interrupt
111	PWM with Fault Protection	'0' if OC1R is zero,'1' if OC1R is non-zero	OCFA falling edge for OC1 to OC4





14.2 Output Compare Control Registers

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0, HC	U-0	R/W-0	R/W-0	R/W-0
_	_	_	OCFLT	_		OCM<2:0>	
bit 7							bit 0

REGISTER 14-1: OC1CON: OUTPUT COMPARE 1 CONTROL REGISTER

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented b	pit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	 1 = Output Compare 1 halts in CPU Idle mode 0 = Output Compare 1 continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	Unimplemented: Read as '0'
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OC1, Fault pin is enabled
	110 = PWM mode on OC1, Fault pin is disabled
	101 = Initializes OC1 pin low, generates continuous output pulses on OC1 pin
	100 = Initializes OC1 pin low, generates single output pulse on OC1 pin
	011 = Compare event toggles OC1 pin
	010 = Initializes OC1 pin high, compare event forces OC1 pin low
	 001 = Initializes OC1 pin low, compare event forces OC1 pin high 000 = Output compare channel is disabled

NOTES:

15.0 HIGH-SPEED PWM

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 43. "High-Speed PWM" (DS70323) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The high-speed PWM module supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applications, such as:

- AC/DC Converters
- DC/DC Converters
- Power Factor Correction (PFC)
- Uninterruptible Power Supply (UPS)
- Inverters
- · Battery Chargers
- · Digital Lighting

15.1 Features Overview

The high-speed PWM module incorporates the following features:

- Two to three PWM generators with four to six outputs
- Individual time base and duty cycle for each of the six PWM outputs
- · Dead time for rising and falling edges:
- Duty cycle resolution of 1.04 ns^(1,2)
- Dead-time resolution of 1.04 ns^(1,2)
- Phase-shift resolution of 1.04 ns^(1,2)
- Frequency resolution of 1.04 ns^(1,2)

Note 1: Resolution is 8.32 ns in Center-Aligned PWM mode.

2: Resolution is 8.32 ns for dsPIC33FJ06GS001 devices.

- Supported PWM modes:
 - Standard Edge-Aligned
 - True Independent Output
 - Complementary
 - Center-Aligned
 - Push-Pull
 - Multiphase
 - Variable Phase
 - Fixed Off Time
 - Current Reset
 - Current Limit
- Independent Fault/Current-Limit inputs for each of the six PWM outputs
- Output override control
- Special Event Trigger
- · PWM capture feature
- Prescaler for input clock
- Dual trigger from PWM to ADC
- PWMxH, PWMxL output pin swapping
- Remappable PWM4H, PWM4L pins
- On-the-fly PWM frequency, duty cycle and phase-shift changes
- Disabling of individual PWM generators to reduce power consumption
- Leading-Edge Blanking (LEB) functionality
- PWM output chopping (see Note 1)
 - **Note 1:** The chopping function performs a logical AND of the PWM outputs with a very high-frequency clock signal. The chopping frequency is typically hundreds or thousands of time higher in frequency, as compared to the PWM frequency. Chopping a PWM signal constrains the use of a pulse transformer to cross the isolation barrier.

Figure 15-1 conceptualizes the PWM module in a simplified block diagram. Figure 15-2 illustrates how the module hardware is partitioned for each PWM output pair for the Complementary PWM mode. Each functional unit of the PWM module is discussed in subsequent sections.

The PWM module contains three PWM generators. The module has up to six PWM output pins: PWM1H, PWM1L, PWM2H, PWM2L, PWM4H and PWM4L. For complementary outputs, these six I/O pins are grouped into H/L pairs.

15.2 Feature Description

The PWM module is designed for applications that require:

- High-resolution at high PWM frequencies
- The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary mode, and Push-Pull mode outputs
- · The ability to create multiphase PWM outputs

For Center-Aligned mode, the duty cycle, period, phase and dead-time resolutions will be 8.32 ns.

Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.

A phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable. A multiphase PWM is often used to improve DC/DC Converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC Converters are often operated in parallel, but phase-shifted in time. A single PWM output, operating at 250 kHz, has a period of 4 μ s, but an array of four PWM channels staggered by 1 μ s each, yields an effective switching frequency of 1 MHz. Multiphase PWM applications typically use a fixed-phase relationship.

A variable phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWM duty cycle is always 50%, and the power flow is controlled by varying the relative phase-shift between the two PWM generators.





FIGURE 15-1: SIMPLIFIED CONCEPTUAL BLOCK DIAGRAM OF HIGH-SPEED PWM

FIGURE 15-2: PARTITIONED OUTPUT PAIR, COMPLEMENTARY PWM MODE



15.3 PWM Control Registers

The following registers control the operation of the high-speed PWM module.

- PTCON: PWM Time Base Control Register
- PTCON2: PWM Clock Divider Select Register 2
- PTPER: PWM Master Time Base Register(1)
- SEVTCMP: PWM Special Event Compare Register
- MDC: PWM Master Duty Cycle Register
- PWMCONx: PWMx Control Register
- PDCx: PWMx Generator Duty Cycle Register(1)
- PHASEx: PWMx Primary Phase Shift Register
- DTRx: PWMx Dead-Time Register
- ALTDTRx: PWMx Alternate Dead-Time Register
- SDCx: PWMx Secondary Duty Cycle Register(1)
- SPHASEx: PWMx Secondary Phase Shift Register

- TRGCONx: PWMx Trigger Control Register
- IOCONx: PWMx I/O Control Register
- FCLCONx: PWMx Fault Current-Limit Control Register
- TRIGx: PWMx Primary Trigger Compare Value Register
- STRIGx: PWMx Secondary Trigger Compare Value Register
- LEBCONx: PWMx Leading-Edge Blanking Control Register
- PWMCAPx: Primary PWMx Time Base Capture Register
- CHOP: PWM Chop Clock Generator Register
- AUXCONx: PWMx Auxiliary Control Register

REGISTER 1	5-1: PTCO	N: PWM TIME	BASE CONT	ROL REGIS	STER		
R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN		PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾		SYNCS	RC<1:0> ⁽¹⁾		SEV	TPS<3:0> ⁽¹⁾	
bit 7							bit 0
Legend:		HC = Hardwar	e Clearable bit	HS = Hardy	ware Settable	e bit	
R = Readable	bit	W = Writable I	oit	U = Unimp	lemented bit	, read as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is o	cleared	x = Bit is unkr	nown
bit 15		Module Enable	bit				
		dule is enabled dule is disabled					
bit 14	Unimplemen	ted: Read as '0	,				
bit 13	-		op in Idle Mode	bit			
	1 = PWM time	e base halts in (CPU Idle mode				
	0 = PWM time	e base runs in C	PU Idle mode				
bit 12		cial Event Inter					
	•	/ent interrupt is					
hit 11	•	ent interrupt is					
bit 11	•	al Event Interru /ent interrupt is	•				
	•	/ent interrupt is					
bit 10		•	iod Updates bit ⁽	1)			
			updated immedia				
	0 = Active Pe	riod register up	dates occur on F	WM cycle bo	oundaries		
bit 9		•	Input/Output Po	•			
			plarity is inverted	(active-low)			
hit 0		nd SYNCO1 ar	-	ь:+(1)			
bit 8		output is enable	ise Sync Enable	DIL			
		output is disabl					
bit 7		-	e Synchronizati	on Enable bit	(1)		
			of primary time				
	0 = External s	synchronization	of primary time	base is disab	led		
bit 6	•	ted: Read as '0					
bit 5-4	SYNCSRC<1	:0>: Synchrono	us Source Sele	ction bits ⁽¹⁾			
	11 = Reserve						
	10 = Reserve						
	01 = SYNCI2 00 = SYNCI1						
bit 3-0		> PWM Specia	I Event Trigger (Output Posts	caler Select I	hits ⁽¹⁾	
bit 5-0		-	ates a Special Ev				atch event
	•						
	•						
			ates a Special E ates a Special E				
арр		ogram the Perio	y when PTEN = od register with a				

REGISTER 15-1: PTCON: PWM TIME BASE CONTROL REGISTER

the external synchronization input signal.

REGISTER 15-2:	PTCON2: PWM CLOCK DIVIDER SELECT REGISTER 2
----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	—	—	—
						bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	_	—	P	CLKDIV<2:0> ⁽¹	1)
				•		bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cle	leared x = Bit is unknown		
	U-0 —		U-0 U-0 U-0 W = Writable bit	- - - - U-0 U-0 U-0 U-0 - - - - bit W = Writable bit U = Unimpler	- - - - U-0 U-0 U-0 U-0 - - - Dit W = Writable bit U = Unimplemented bit, read	U-0 U-0 U-0 U-0 R/W-0 mit W = Writable bit U = Unimplemented bit, read as '0'

bit 15-3 Unimplemented: Read as '0'

- bit 2-0 PCLKDIV<2:0>: PWM Input Clock Prescaler (Divider) Select bits⁽¹⁾
 - 111 = Reserved
 - 110 = Divide-by-64, maximum PWM timing resolution
 - 101 = Divide-by-32, maximum PWM timing resolution
 - 100 = Divide-by-16, maximum PWM timing resolution
 - 011 = Divide-by-8, maximum PWM timing resolution
 - 010 = Divide-by-4, maximum PWM timing resolution
 - 001 = Divide-by-2, maximum PWM timing resolution
 - 000 = Divide-by-1, maximum PWM timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 15-3: PTPER: PWM MASTER TIME BASE REGISTER⁽¹⁾

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	२ <15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	R <7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 PTPER<15:0>: PWM Master Time Base (PMTMR) Period Value bits

Note 1: The minimum value that can be loaded into the PTPER register is 0x0010 and the maximum value is 0xFFF8.

REGISTER 15-4: SEVTCMP: PWM SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			-	P <15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	SE	VTCMP <7:3>	•		_	—	—
bit 7							bit C

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 SEVTCMP<15:3>: Special Event Compare Count Value bits bit 2-0 Unimplemented: Read as '0'

REGISTER 15-5: MDC: PWM MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC<	15:8> ^(1,2)			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC<	<7:0> ^(1,2)			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn			nown			

bit 15-0 MDC<15:0>: Master PWM Duty Cycle Value bits^(1,2)

Note 1: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

2: As the duty cycle gets closer to 0% or 100% of the PWM period (0 ns-40 ns, depending on the mode of operation), the PWM duty cycle resolution will degrade from 1 LSb to 3 LSbs.

HS/HC-0		HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT	¹⁾ CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽³⁾	MDCS ⁽³⁾
bit 15							bit 8
R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	TC<1:0>	0-0	0-0	0-0	CAM ^(2,3)	XPRES ⁽⁴⁾	IUE
bit 7	10<1.0>	—	—	_	CAIN	APRES' /	bit 0
							DILO
Legend:		HC = Hardware	Clearable bit	HS = Hardwa	are Settable bi	t	
R = Reada	ble bit	W = Writable bit		U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unl	known
=			(1)				
bit 15		ult Interrupt Status	s bit ⁽¹⁾				
		rrupt is pending nterrupt is pendin	a: this bit is clea	ared by setting	FI TIFN = 0		
bit 14		rent-Limit Interrup					
	1 = Current-li	mit interrupt is per	nding				
	0 = No curren	t-limit interrupt is	pending; this bit	t is cleared by	setting CLIEN	= 0	
bit 13		igger Interrupt Sta	itus bit				
		terrupt is pending r interrupt is pendi	na, this hit is al	arad by action			
bit 12		t Interrupt Enable		ealed by setting			
		rrupt is enabled	bit				
		rrupt is disabled a	nd the FLTSTA	F bit is cleared			
bit 11	CLIEN: Curre	ent-Limit Interrupt	Enable bit				
		mit interrupt is ena mit interrupt is disa		LSTAT bit is cl	eared		
bit 10		ger Interrupt Enat					
	1 = A trigger	event generates a /ent interrupts are	n interrupt requ		it is cleared		
bit 9	ITB: Independ	dent Time Base M	ode bit ⁽³⁾				
		SPHASEx registe egister provides tir			r this PWM ge	nerator	
bit 8		er Duty Cycle Reg	-	-			
		ster provides duty Cx register provid				erator	
bit 7-6	DTC<1:0>: D	ead-Time Control	bits				
	11 = Reserve						
	01 = Negative	ne function is disa e dead time active	ly applied for al		i		
bit 5-3		dead time actively ted: Read as '0'	y applied for all	output modes			
	Software must clea		tus here and th	e correspondin	a IESy hit in t	he interrunt or	ontroller
2:	The Independent T CAM bit is ignored	Time Base mode (-	-	=	
3:	These bits should yield unpredictable	be changed only v	when PTEN = 0	. Changing the	clock selection	on during ope	ration will
4:	To operate in Exten TB (PWMCONx<	rnal Period Reset	mode, configure	e the CLMOD ((FCLCONx<8	>) bit = 0 and	

REGISTER 15-6: PWMCONX: PWMx CONTROL REGISTER

REGISTER 15-6: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

bit 2	CAM: Center-Aligned Mode Enable bit ^(2,3)
-------	---

- 1 = Center-Aligned mode is enabled
- 0 = Center-Aligned mode is disabled

bit 1 XPRES: External PWM Reset Control bit⁽⁴⁾

1 = Current-limit source resets time base for this PWM generator if it is in Independent Time Base mode 0 = External pins do not affect PWM time base

- bit 0 IUE: Immediate Update Enable bit
 - 1 = Updates to the active MDC/PDCx/SDCx registers are immediate
 - 0 = Updates to the active MDC/PDCx/SDCx registers are synchronized to the PWM time base
- **Note 1:** Software must clear the interrupt status here and the corresponding IFSx bit in the interrupt controller.
 - 2: The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
 - **3:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - **4:** To operate in External Period Reset mode, configure the CLMOD (FCLCONx<8>) bit = 0 and ITB (PWMCONx<9>) bit = 1.

REGISTER 15-7: P	PDCx: PWMx GENERATOR DUTY CYCLE REGISTER ⁽¹⁾
------------------	---

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDCx	<15:8> ⁽²⁾			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	(<7:0> ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 PDCx<15:0>: PWMx Generator # Duty Cycle Value bits⁽²⁾

- **Note 1:** In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL. The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period-0x0008.
 - 2: As the duty cycle gets closer to 0% or 100% of the PWM period (0 ns-40 ns, depending on the mode of operation), the PWM duty cycle resolution will degrade from 1 LSB to 3 LSBs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDCx	<15:8> ⁽²⁾			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC>	<7:0> ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at P	at POR '1' = Bit is set '0' = Bit is cleared x = Bit is ur			x = Bit is unkr	nown		

REGISTER 15-8: SDCx: PWMx SECONDARY DUTY CYCLE REGISTER⁽¹⁾

bit 15-0 SDCx<15:0>: Secondary Duty Cycle for PWMxL Output Pin bits⁽²⁾

- **Note 1:** The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle. The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period-0x0008.
 - 2: As the duty cycle gets closer to 0% or 100% of the PWM period (0 ns-40 ns, depending on the mode of operation), the PWM duty cycle resolution will degrade from 1 LSB to 3 LSBs.

REGISTER 15-9: PHASEX: PWMx PRIMARY PHASE SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PHASEx<	<15:8> ^(1,2)				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PHASEx<7:0> ^(1,2)								
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PHASEx<15:0>:** PWMx Phase Shift Value or Independent Time Base Period for PWM Generator bits^(1,2)

Note 1: If the ITB (PWMCONx<9>) bit = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), PHASEx<15:0> = Phase shift value for PWMxH and PWMxL outputs.
- True Independent Output mode PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Phase shift value for PWMxL only.

2: If the ITB (PWMCONx<9>) bit = 1, the following applies based on the mode of operation:

• Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL.

- True Independent Output mode PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Independent time base period value for PWMxL only.
- The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period-0x0008.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHASE	x<15:8>(<mark>1,2</mark>)			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHAS	Ex<7:0> ^(1,2)			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 **SPHASEx<15:0>:** Secondary Phase Offset for PWMxL Output Pin bits^(1,2) (used in Independent PWM mode only)

- **Note 1:** If the ITB (PWMCONx<9>) bit = 0, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used.
 - True Independent Output mode PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Phase shift value for PWMxL only.
 - **2:** If the ITB (PWMCONx<9>) bit = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used.
 - True Independent Output mode PMOD<1:0> (IOCONx<11:10>) = 11), PHASEx<15:0> = Independent time base period value for PWMxL only.

REGISTER 15-11: DTRx: PWMx DEAD-TIME REGISTER

bit 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			DTRx	<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

hit	0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14Unimplemented: Read as '0'bit 13-0DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 15-12: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER


U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		ALTDTRx<13:8>						
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10/00-0	10,00-0	10/00-0		TR <7:0>	10/00-0	10,00-0	17,00-0		
			ALID	IR .0					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	TRGDI	V<3:0>		—	—	—	
bit 15							bit
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM ⁽¹⁾	0-0	R/W-U	R/W-U		RT<5:0>	K/W-0	K/ VV-U
bit 7	—			IRGSI	RI\$0.02		bit
							DIL
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15-12	TRGDIV<3:0)>: Trigger # Out	itput Divider b	its			
		ger output for ev					
		per output for ev					
		per output for ev					
		ger output for ev					
		ger output for ev ger output for ev					
		ger output for ev					
		ger output for ev					
		ger output for ev					
		ger output for ev					
		ger output for ev					
		ger output for ev					
		ger output for ev					
		per output for ev					
		ger output for ev					
bit 11-8		ger output for ev n ted: Read as '		ent			
bit 7	-	rigger Mode bit					
		ary trigger even			v trigger event	to create the P	MM triggor
			t is complined	with the primar			
		ary trigger event					
	110 000	ary trigger event arate PWM trigg	t is not combin	ed with the prir	mary trigger even		
bit 6	-		t is not combin gers are gener	ed with the prir			
bit 6 bit 5-0	Unimpleme	arate PWM trigg	t is not combin gers are gener 0'	ed with the prir ated	mary trigger eve		
	Unimplement TRGSTRT<	arate PWM trigg nted: Read as ' 5:0>: Trigger Po	t is not combin gers are gener 0' ostscaler Start	ed with the prir ated Enable Select	mary trigger eve bits	nt to create the	PWM trigge
	Unimplement TRGSTRT<	arate PWM trigg nted: Read as '	t is not combin gers are gener 0' ostscaler Start	ed with the prir ated Enable Select	mary trigger eve bits	nt to create the	PWM trigge
	Unimplement TRGSTRT<	arate PWM trigg nted: Read as ' 5:0>: Trigger Po	t is not combin gers are gener 0' ostscaler Start	ed with the prir ated Enable Select	mary trigger eve bits	nt to create the	PWM trigge
	Unimplement TRGSTRT<	arate PWM trigg nted: Read as ' 5:0>: Trigger Po	t is not combin gers are gener 0' ostscaler Start	ed with the prir ated Enable Select	mary trigger eve bits	nt to create the	PWM trigge
	Unimplemen TRGSTRT< 111111 = W • •	arate PWM trigg nted: Read as ' 5:0>: Trigger Pc /ait 63 PWM cyc	t is not combin gers are gener o' ostscaler Start cles before gen	ed with the prir ated Enable Select nerating the firs	mary trigger eve bits st trigger event	nt to create the	PWM trigge
	Unimplement TRGSTRT< 111111 = W • • • • • • • •	arate PWM trigg nted: Read as ' 5:0>: Trigger Po	t is not combin gers are gener o' ostscaler Start cles before gen es before gen	ed with the prir ated Enable Select nerating the firs	mary trigger even bits st trigger event	ent to create the after the module	PWM trigge e is enabled is enabled

REGISTER 15-13: TRGCONX: PWMx TRIGGER CONTROL REGISTER



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD	<1:0> ⁽¹⁾	OVRENH	OVRENL
pit 15	1					1	bit
D 444 A	D 444 0	D 444 0	D 444 0	D 444 0	D 444 0	D 444 0	D 444 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
)AT<1:0>	FLIDAI	<1:0> ⁽²⁾	CLDAI	⁻ <1:0> ⁽²⁾	SWAP	OSYNC
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	1 = PWM mc	IxH Output Pin Indule controls F	WMxH pin				
bit 14	PENL: PWM 1 = PWM mc	xL Output Pin (odule controls F odule controls F	Ownership bit WMxL pin				
bit 13	POLH: PWM 1 = PWMxH	IxH Output Pin pin is active-lov pin is active-hig	Polarity bit v				
bit 12	POLL: PWM 1 = PWMxL	xL Output Pin I pin is active-lov pin is active-hig	Polarity bit				
bit 11-10	11 = PWM // 10 = PWM // 01 = PWM //	O pin pair is in O pin pair is in	the True Inder the Push-Pull the Redundan	pendent Output Output mode at Output mode entary Output n			
bit 9	1 = OVRDAT	verride Enable <1> provides o nerator provide	lata for output	on PWMxH pir	١		
bit 8	1 = OVRDAT	verride Enable provides onerator provides of the second second second second second second second second second second se	lata for output	on PWMxL pir	1		
bit 7-6	OVRDAT<1: If OVERENH	0>: Data for PV = 1 then OVR	VMxH and PW DAT<1> provi	/MxL Pins if Ov des data for PV des data for PW	VMxH.	led bits	
bit 5-4	IFLTMOD (Fe If Fault is act If Fault is act IFLTMOD (Fe If current-limi	CLCONx<15>) ive, then FLTD ive, then FLTD CLCONx<15>)	= 0, Normal F AT<1> provide AT<0> provide = 1, Indepenc FLTDAT<1>	es the state for es the state for lent Fault mode provides the sta	PWMxH. PWMxL. <u>e:</u> ate for PWMxł		

REGISTER 15-14: IOCONX: PWMx I/O CONTROL REGISTER

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

2: State represents the active/inactive state of the PWM module depending on the POLH and POLL bit settings.

REGISTER 15-14: IOCONx: PWMx I/O CONTROL REGISTER (CONTINUED)

bit 3-2	CLDAT<1:0>: State for PWMxH and PWMxL Pins if CLMODE is Enabled bits ⁽²⁾
	IFLTMOD (FCLCONx<15>) = 0, Normal Fault mode:
	If current-limit is active, then CLDAT<1> provides the state for PWMxH.
	If current-limit is active, then CLDAT<0> provides the state for PWMxL.
	IFLTMOD (FCLCONx<15>) = 1, Independent Fault mode:
	CLDAT<1:0> is ignored.
bit 1	SWAP<1:0>: SWAP PWMxH and PWMxL pins
	 1 = PWMxH output signal is connected to PWMxL pin and PWMxL signal is connected to PWMxH pins 0 = PWMxH and PWMxL pins are mapped to their respective pins

bit 0 **OSYNC:** Output Override Synchronization bit

- 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base
- 0 = Output overrides via the OVRDAT<1:0> bits occur on next CPU clock boundary
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - **2:** State represents the active/inactive state of the PWM module depending on the POLH and POLL bit settings.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IFLTMOD)	С	LSRC<4:0>(2,3)		CLPOL ⁽¹⁾	CLMOD
bit 15	·					·	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F	LTSRC<4:0> ^(2,3))		FLTPOL ⁽¹⁾	FLTMO	D<1:0>
bit 7							bit
Legend:							
R = Readat	ole bit	W = Writable I	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		ʻ0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	1 = Indepen maps FL 0 = Normal outputs.	ndependent Faul Ident Fault mode _TDAT<0> to PV Fault mode: Cu The PWM Fault	e: Current-lim VMxL output. rrent-limit fea feature maps	it input maps F The CLDAT< ature maps Cl s FLTDAT<1:0	1:0> bits are not LDAT<1:0> bits > to the PWMxF	used for overrie to the PWMxH and PWMxL o	de functions. I and PWMx outputs.
bit 14-10	CLSRC<4:0	>: Current-Limit	Control Signa	al Source Sele	ect for PWMx # 0	Generator bits ⁽²	. <mark>,3</mark>)
	11111 = Re :	served					
	•						
	•						
	•						
	01000 = Re	served					
	00111 = Fat 00110 = Fat 00101 = Fat 00100 = Fat 00011 = Fat 00010 = Fat 00001 = Fat	ult 7 ult 6 ult 5 ult 4 ult 3 ult 2					
bit 9	1 = The sele	rrent-Limit Polari cted current-limi	t source is ad	ctive-low	it ⁽¹⁾		
bit 8	CLMOD: Cu 1 = Current-	Irrent-Limit Mode limit function is e limit function is c	e Enable bit fo enabled	•	erator # bit		
) 2: \ r	These bits should vield unpredictabl When Independer mode (CLSRC<4 unused Fault sou	le results. nt Fault mode is :0> = b0000), th	enabled (IFL e Fault Conti	TMOD<1:0> =	= 1), and Fault 1 ect bits (FLTSR	is used for Cur C<4:0>) should	rent-Limit be set to an
3: \ (When Independe FLTSRC<4:0> = unused current-lir PWMxL outputs.	nt Fault mode is	enabled (IFL rent-Limit Co	TMOD<1:0> =	= 1) and Fault 1 Select bits (CLSF	is used for Faul RC<4:0>) shoul	t mode d be set to a

REGISTER 15-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER

REGISTER 15-15: FCLCONX: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 7-3

FLTSRC<4:0>: Fault Control Signal Source Select for PWM Generator # bits^(2,3) 11111 = Reserved

- .
- •
- •
- 01000 = Reserved
- 00111 = Fault 8 00110 = Fault 7 00101 = Fault 6 00100 = Fault 5 00011 = Fault 4 00010 = Fault 3
- 00001 = Fault 2 00000 = Fault 1
- bit 2 **FLTPOL:** Fault Polarity for PWMx Generator # bit⁽¹⁾
 - 1 = The selected Fault source is active-low
 - 0 = The selected Fault source is active-high

bit 1-0 **FLTMOD<1:0>:** Fault Mode for PWMx Generator # bits

- 11 = Fault input is disabled
- 10 = Reserved
- 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle)
- 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - 2: When Independent Fault mode is enabled (IFLTMOD<1:0> = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
 - 3: When Independent Fault mode is enabled (IFLTMOD<1:0> = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

REGISTER 15-16: TRIGX: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGCI	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	Т	RGCMP<7:3>			—	_	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-3	TRGCMP<15:3>: Trigger Control Value bits
	When primary PWM functions in local time base, this register contains the compare values that can
	trigger the ADC module.
bit 2-0	Unimplemented: Read as '0'

REGISTER 15-17: STRIGX: PWMx SECONDARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STRGC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	ST	RGCMP<7:3>			—	_	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	it	U = Unimpler	nented bit, read	l as '0'	

bit 15-3	STRGCMP<15:3>: Secondary Trigger Control Value bits
	When secondary PWM functions in local time base, this register contains the compare values that can
	trigger the ADC module.

'0' = Bit is cleared

bit 2-0 Unimplemented: Read as '0'

'1' = Bit is set

-n = Value at POR

x = Bit is unknown

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	LEB<	<6:5>
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
1011 0	1000 0	LEB<4:0>	10000			_	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 15	PHR: PWMx	H Rising Edge	Trigger Enabl	le bit			
		dge of PWMxH					
	0	ores rising edge	00				
bit 14	PHF: PWMx	H Falling Edge	Trigger Enab	le bit			
		dge of PWMxH pres falling edge		EB counter			
bit 13	PLR: PWMx	L Rising Edge T	rigger Enable	e bit			
	1 = Rising e	dge of PWMxL v	vill trigger LE	B counter			
	0 = LEB igno	ores rising edge	of PWMxL				
bit 12	PLF: PWMx	L Falling Edge T	rigger Enabl	e bit			
		dge of PWMxL v pres falling edge		B counter			
bit 11	FLTLEBEN:	Fault Input LEB	Enable bit				
		edge blanking is edge blanking is					
bit 10	CLLEBEN: (Current-Limit LE	B Enable bit				
		edge blanking is					
	0 = Leading-	edge blanking is	s not applied	to selected curr	rent-limit input		
bit 9-3	LEB<6:0>: L	_eading-Edge B	anking for Cu	urrent-Limit and	Fault Inputs bit	S	
	The value is	8.32 nsec incre	ments.				

REGISTER 15-18: LEBCONX: PWMx LEADING-EDGE BLANKING CONTROL REGISTER

REGISTER 15-19: PWMCAPx: PRIMARY PWMx TIME BASE CAPTURE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			PWMCA	P<15:8> ^(1,2)			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0
	PW	/MCAP<7:3> ^(1,2)			_	—	—
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	it	U = Unimpler	nented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

 bit 15-3
 PWMCAP<15:3>: Captured PWM Time Base Value bits^(1,2)

 The value in this register represents the captured PWM time base value when a leading edge is detected on the current-limit input.

 bit 2-0
 Unimplemented: Read as '0'

- Note 1: The capture feature is only available on primary output (PWMxH).
 - 2: This feature is active only after LEB processing on the current-limit input signal is complete.

REGISTER 15-20: CHOP: PWM CHOP CLOCK GENERATOR REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOPC	LK<6:5>
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	CI	HOPCLK<4:0>	,		—	_	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15	CHPCLKEN:	Enable Chop	Clock Generat	tor bit			
	•	ck generator is					
	0 = Chop cloo	ck generator is	disabled				
bit 14-10	Unimplemen	ted: Read as '	ʻ0 '				
bit 9-3	CHOPCLK<6	:0>: Chop Clo	ck Divider bits	5			
					llowing express		CLKDIV<2:0>)
bit 2-0	Unimplemen	ted: Read as '	ʻ0 '				

R/W-0	U-0	U-0	U-0	U-0	U-0	UW-0			
						011 0			
HRDDIS	—		_						
			• • • • •		•	bit 8			
		D 444 0		D 11/ A					
U-0	R/W-0	-	_	R/W-0	-	R/W-0			
—		CHOPS	SEL<3:0>		CHOPHEN	CHOPLEN bit 0			
						DILU			
bit	W = Writable b	oit	U = Unimplem	ented bit, read	d as '0'				
OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
	-Resolution PV	Why Period F	Disable hit						
•									
HRDDIS: Hig	h-Resolution PV	VMx Duty Cy	cle Disable bit						
•			sabled						
Unimplemen	ted: Read as '0	,							
		-							
	•	e and disable	e (CHOP) the s	elected PWMx	outputs.				
0101 = Reser	ved								
0100 = PWM4H is selected as CHOP clock source									
			ak agurag						
				source					
-	-								
CHOPLEN: P	WMxL Output C	Chopping Ena	able bit						
	hopping functio								
	hopping functio								
	OR HRPDIS: High 1 = High-reso 0 = High-reso HRDDIS: High 1 = High-reso 0 = High-reso 0 = High-reso Unimplement CHOPSEL<3 The selected 1001 = Reset 0101 = PWM 0011 = Reset 0100 = PWM 0011 = Reset 0100 = PWM 0001 = Reset 0100 = PWM 0001 = Reset 0100 = PWM	bit W = Writable b OR '1' = Bit is set HRPDIS: High-Resolution PV 1 = High-resolution PWMx pe 0 = High-resolution PWMx pe HRDDIS: High-Resolution PWMx du 0 = High-resolution PWMx du 0 = Reserved 0 = PWMx dupping function 0 = PWMx duppin	— CHOPS bit W = Writable bit OR '1' = Bit is set HRPDIS: High-Resolution PWMx Period ID 1 = High-resolution PWMx period is enable 0 = High-resolution PWMx period is disabe HRDDIS: High-Resolution PWMx period is disabe HRDDIS: High-Resolution PWMx duty cycle is err 0 = High-resolution PWMx duty cycle is di Unimplemented: Read as '0' CHOPSEL<3:0>: PWMx Chop Clock Sou The selected signal will enable and disable 1001 = Reserved 0101 = PWM4H is selected as CHOP clock 0011 = Reserved 0100 = PWM2H is selected as CHOP clock 0000 = Chop clock generator is selected as CHOPHEN: PWMxH Output Chopping Err 1 = PWMxH chopping function is enabled 0 = PWMxH chopping function is disabled	— CHOPSEL<3:0> bit W = Writable bit U = Unimplem OR '1' = Bit is set '0' = Bit is cleat HRPDIS: High-Resolution PWMx Period Disable bit 1 = High-resolution PWMx period is enabled 0 = High-resolution PWMx period is disabled HRDDIS: High-Resolution PWMx Duty Cycle Disable bit 1 = High-resolution PWMx duty cycle is enabled 0 = High-resolution PWMx duty cycle is disabled Unimplemented: Read as '0' CHOPSEL<3:0>: PWMx Chop Clock Source Select bits The selected signal will enable and disable (CHOP) the s 1001 = Reserved 0101 = Reserved 0101 = Reserved 0101 = Reserved 0100 = PWM4H is selected as CHOP clock source 0011 = Reserved 0100 = PWM2H is selected as CHOP clock source 0011 = Reserved 0100 = PWM2H is selected as CHOP clock source 0011 = Reserved 0102 = PWM2H is selected as CHOP clock source 003 = PWM2H is selected as CHOP clock source 004 = PWM2H is selected as CHOP clock source 005 = Chop clock generator is selected as CHOP clock CHOPHEN: PWMxH Output Chopping Enable bit 1 = PWMxH chopping function is disabled	— CHOPSEL<3:0> bit W = Writable bit U = Unimplemented bit, read OR '1' = Bit is set '0' = Bit is cleared HRPDIS: High-Resolution PWMx Period Disable bit 1 1 = High-resolution PWMx period is enabled 0 0 = High-resolution PWMx period is disabled HRDDIS: High-Resolution PWMx Duty Cycle Disable bit 1 = High-resolution PWMx duty cycle is enabled 0 = High-resolution PWMx duty cycle is disabled Unimplemented: Read as '0' CHOPSEL<3:0>: PWMx Chop Clock Source Select bits The selected signal will enable and disable (CHOP) the selected PWMx 1001 = Reserved 0110 = Reserved 0101 = Reserved 0102 = PWM4H is selected as CHOP clock source 0011 = Reserved 0102 = PWM2H is selected as CHOP clock source 0011 = Reserved 0102 = PWM2H is selected as CHOP clock source 0011 = Reserved 0012 = PWM2H is selected as CHOP clock source 0013 = PWM2H is selected as CHOP clock source 0004 = PWM4H is selected as CHOP clock source 0005 = Chop clock generator is eselected as CHOP clock source 0006 = Chop clock generator is enabled 0 = PWMxH choppin	— CHOPSEL<3:0> CHOPHEN Dit W = Writable bit U = Unimplemented bit, read as '0' OR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown HRPDIS: High-Resolution PWMx Period Disable bit 1 = High-resolution PWMx period is enabled x = Bit is unknown HRPDIS: High-Resolution PWMx period is disabled HRDDIS: High-Resolution PWMx Duty Cycle Disable bit x = Bit is unknown 1 = High-resolution PWMx duty cycle is enabled 0 = High-resolution PWMx duty cycle is enabled 0 = High-resolution PWMx duty cycle is enabled 0 = High-resolution PWMx duty cycle is enabled 0 = High-resolution PWMx duty cycle is enabled 0 = High-resolution PWMx duty cycle is enabled 0 = High-resolution PWMx duty cycle is disabled Unimplemented: Read as '0' CHOPSEL<3:0>: PWMx Chop Clock Source Select bits The selected signal will enable and disable (CHOP) the selected PWMx outputs. 1001 = Reserved 1000 = Reserved 1010 = Reserved 0101 = Reserved 0101 = Reserved 0101 = Reserved 0101 = Reserved			

REGISTER 15-21: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- · SDIx (serial data input)
- · SDOx (serial data output)
- · SCKx (shift clock input or output)
- SSx (active-low slave select)

In Master mode operation, SCKx is a clock output; in Slave mode, it is a clock input.




FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

16.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note:	This	his insures		t the	first	fr	ame	
	transmission a		after	initializ	ation	is	not	
	shifte	shifted or corrupted.						

- 2. In Non-Framed 3-Wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = <u>0</u>, always place a pull-down resistor on SSx.
 - **Note:** This will insure that during power-up and initialization the master/slave will not lose Sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.
- **Note:** Not all third-party devices support Frame mode timing. Refer to the SPI electrical characteristics for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI Shift register and is empty once the data transmission begins.

16.2 SPI Resources

Many useful resources related to SPI are provided on the Microchip web site (www.microchip.com).

16.2.1 KEY RESOURCES

- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33F/PIC24H Family Reference Manual"* Sections
- · Development Tools

16.3 SPI Control Registers

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN	_	SPISIDL		—	—	—	—
bit 15	<u> </u>						bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
_	SPIROV	—	—	—	—	SPITBF	SPIRBF
bit 7							bit 0

REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

Legend:	C = Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	SPIEN: SPIx Enable bit
	1 = Enables module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins 0 = Disables module
bit 14	Unimplemented: Read as '0'
bit 13	SPISIDL: Stop in Idle Mode bit
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	 SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded; the user software has not read the previous data in the SPIxBUF register 0 = No overflow has occurred
bit 5-2	Unimplemented: Read as '0'
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty Automatically set in hardware when the CPU writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	 1 = Receive is complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads the SPIxBUF location, reading SPIxRXB.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_			DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾				
pit 15							bit				
DAM 0	D 444.0	DAMA	DAVA	D 444.0	DAVA	DAMA	D /// 0				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0> ⁽²	,	PPRE<					
pit 7							bit				
_egend:											
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'					
n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
oit 15-13	Unimplemen	ted: Read as '	0'								
pit 12	DISSCK: Dis	able SCKx Pin	bit (SPI Maste	er modes only)							
		PI clock is disa	•	tions as I/O							
	0 = Internal SPI clock is enabled										
bit 11	DISSDO: Disable SDOx Pin bit										
	 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 										
	•										
pit 10	MODE16: Word/Byte Communication Select bit										
	 Communication is word-wide (16 bits) Communication is byte-wide (8 bits) 										
oit 9	SMP: SPIx Data Input Sample Phase bit										
	Master mode:										
		<u>.</u> a is sampled at	end of data o	utput time							
	0 = Input data is sampled at middle of data output time										
	Slave mode:										
	SMP must be cleared when SPIx is used in Slave mode.										
oit 8	CKE: SPIx Clock Edge Select bit ⁽¹⁾										
	 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6) 										
oit 7	SSEN: Slave Select Enable bit (Slave mode) ⁽³⁾										
	$1 = \overline{SSx}$ pin is used for Slave mode										
	$0 = \overline{SSx}$ pin is not used by module; pin is controlled by port function										
oit 6	CKP: Clock Polarity Select bit										
			•	/e state is a low							
	0 = Idle state for clock is a low level; active state is a high level										
pit 5		ster Mode Enab	ole bit								
	1 = Master m	ode									
	0 = Slave mo										

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1

- bit to "0" for the Framed SPI modes (FRMEN = n modes. Pr yyı ±).
 - **2:** Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- - 00 = Primary prescale 64:1
- Note 1: This bit is not used in Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	—		_	_	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0			
			_			FRMDLY	—			
bit 7							bit 0			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	k = Bit is unknown			
bit 15		med SPIx Supp								
		SPIx support en SPIx support dis		in used as Frar	ne Sync pulse	input/output)				
bit 14	SPIFSD: Frai	me Sync Pulse	Direction Cor	ntrol bit						
	,	/nc pulse input /nc pulse outpu	· · ·							
bit 13	-	ame Sync Puls	. ,							
		/nc pulse is act	•							
	•	, nc pulse is act	•							
bit 12-2	Unimplemen	ted: Read as '	0'							
bit 1	FRMDLY: Fra	ame Sync Pulse	e Edge Select	bit						
	,	/nc pulse coinc								
	0 = Frame Sy	/nc pulse prece	des first bit cl	ock						
bit 0	Unimplemen	Unimplemented: This bit must not be set to '1' by the user application								

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit (I²C™)" (DS70195) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated CircuitTM (I^2C^{TM}) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCL1 pin is the clock
- The SDA1 pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly

17.1 Operating Modes


The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.


The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I²C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, please see the Microchip web site (www.microchip.com) for the latest "*dsPIC33F/PIC24H Family Reference Manual*" sections.





17.2 I²C Registers

I2C1CON and I2C1STAT are control and status registers, respectively. The I2C1CON register is readable and writable. The lower six bits of I2C1STAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2C1RSR is the shift register used for shifting data internal to the module and the user application has no access to it
- I2C1RCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read

- I2C1TRN is the transmit register to which bytes are written during a transmit operation
- The I2C1ADD register holds the slave address
- A status bit, ADD10, indicates 10-Bit Address mode
- The I2C1BRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2C1RSR and I2C1RCV together form a double-buffered receiver. When I2C1RSR receives a complete byte, it is transferred to I2C1RCV, and an interrupt pulse is generated.

REGISTER 17-1: I2C1CON: I2C1 CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:	HC = Hardware Clearable	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

I2CEN: I2C1 Enable bit
 1 = Enables the I2C1 module and configures the SDA1 and SCL1 pins as serial port pins 0 = Disables the I2C1 module; all I²C pins are controlled by port functions
Unimplemented: Read as '0'
I2CSIDL: Stop in Idle Mode bit
 1 = Discontinues module operation when device enters an Idle mode 0 = Continues module operation in Idle mode
SCLREL: SCL1 Release Control bit (when operating as I ² C slave)
1 = Releases SCL1 clock0 = Holds SCL1 clock low (clock stretch)
<u>If STREN = 1:</u> Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clear at beginning of slave transmission. Hardware is clear at end of slave reception.
<u>If STREN = 0:</u> Bit is R/S (i.e., software can only write '1' to release clock). Hardware is clear at beginning of slave transmission.
IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit
1 = IPMI mode is enabled; all addresses Acknowledged0 = IPMI mode is disabled
A10M: 10-Bit Slave Address bit
 1 = I2C1ADD is a 10-bit slave address 0 = I2C1ADD is a 7-bit slave address
DISSLW: Disable Slew Rate Control bit
1 = Slew rate control is disabled
0 = Slew rate control is enabled

REGISTER 17-1: I2C1CON: I2C1 CONTROL REGISTER (CONTINUED)

bit 8	SMEN: SMBus Input Levels bit
	 1 = Enables I/O pin thresholds compliant with SMBus specification 0 = Disables SMBus input thresholds
bit 7	GCEN: General Call Enable bit (when operating as I ² C slave)
	 1 = Enables interrupt when a general call address is received in the I2C1RSR (module is enabled for reception) 0 = General call address is disabled
bit 6	STREN: SCL1 Clock Stretch Enable bit (when operating as I ² C slave)
	Used in conjunction with SCLREL bit.
	 1 = Enables software or receives clock stretching 0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I^2C master, applicable during master receive)
Sit 0	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit
	(when operating as I ² C master, applicable during master receive)
	 1 = Initiates Acknowledge sequence on SDA1 and SCL1 pins and transmits ACKDT data bit. Hardware is clear at end of master Acknowledge sequence. 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I^2C . Hardware is clear at end of eighth bit of master receive data byte. 0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on SDA1 and SCL1 pins. Hardware is clear at end of master Stop sequence. 0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDA1 and SCL1 pins. Hardware is clear at end of master Repeated Start sequence.
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Start condition on SDA1 and SCL1 pins. Hardware is clear at end of master Start sequence.
	0 = Start condition is not in progress

R-0, HSC ACKSTAT bit 15	R-0, HSC TRSTAT	U-0	U-0	U-0	R/C-0, HSC		
	TRSTAT			•••	100-0, 1100	R-0, HSC	R-0, HSC
bit 15		—	_	_	BCL	GCSTAT	ADD10
				•			bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0
Legend:		HS - Hardwa	e Settable biť	HSC - Hardware	e Settable/Clearab	le hit	
R = Reada	blo bit	W = Writable I			ted bit, read as '0'		hit
			Jit	•			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared	1	x = Bit is unkn	IOWN
bit 15	(when operati 1 = NACK is r	cknowledge St ng as I ² C mas eceived from st ceived from sta	ter, applicable t slave	o master transmi	t operation)		
			end of slave Ack	knowledge.			
bit 14				ng as I ² C master,	applicable to ma	ster transmit o	peration)
	1 = Master tra 0 = Master tra	ansmit is in pro ansmit is not in	gress (8 bits +) progress	-			
bit 13-11	Unimplemen	ted: Read as '	0'				
bit 10	BCL: Master	Bus Collision [Detect bit				
	0 = No collisio	on		g a master opera	ition		
bit 9		neral Call Statu	of bus collision	I.			
Dit 9	1 = General o 0 = General o	all address wa all address wa	is received is not received	neral call address	. Hardware is cle	ar at Stop dete	ection.
bit 8		it Address Stat	-				
	0 = 10-bit add	lress was mate lress was not r set at match of	natched	tched 10-bit addr	ess. Hardware is	clear at Stop d	letection.
bit 7	IWCOL: Write	e Collision Dete	ect bit				
	0 = No collisio	on	-	ister failed becau C1TRN while bus		-	
bit 6	I2COV: Recei	ive Overflow F	lag bit				
	0 = No overflo	ow.		/ register is still h RSR to I2C1RCV		-	
bit 5		-	n operating as			,	
-	1 = Indicates 0 = Indicates Hardware is c	that the last by that the last by	te received was te received was			lave byte.	
bit 4	P: Stop bit						
	1 = Indicates 0 = Stop bit w		has been detec	ted last			

REGISTER 17-2: I2C1STAT: I2C1 STATUS REGISTER

REGISTER 17-2: I2C1STAT: I2C1 STATUS REGISTER (CONTINUED)

bit 3	Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware is set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit 1 = Receive is complete, I2C1RCV is full 0 = Receive is not complete, I2C1RCV is empty Hardware is set when I2C1RCV is written with received byte. Hardware is clear when software reads I2C1RCV.
bit 0	TBF: Transmit Buffer Full Status bit 1 = Transmit is in progress, I2C1TRN is full 0 = Transmit is complete, I2C1TRN is empty

Hardware is set when software writes I2C1TRN. Hardware is clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	—		—	—	AMSK	<9:8>
bit 15						•	bit 8
							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSK<9:0>:

AMSK<9:0>: Mask for Address bit x Select bits 1 = Enables masking for bit x of incoming message address; bit match not required in this position

0 = Disables masking for bit x; bit match required in this position

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is a serial I/O module. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the U1CTS and U1RTS pins, and also includes an IrDA[®] encoder and decoder.

Note:	The dsPIC33FJ06GS001 device does not
	have a UART module.


The primary features of the UART module are:

- Full-duplex, 8-bit or 9-bit data transmission through the U1TX and U1RX pins
- Even, Odd or No Parity options (for 8-bit data)
- One or two Stop bits
- Hardware flow control option with U1CTS and U1RTS pins
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In First-Out (FIFO) transmit data buffer
- · 4-deep FIFO receive data buffer
- · Parity, framing and buffer overrun error detection
- Support for 9-bit mode with address detect (9th bit = 1)
- · Transmit and Receive interrupts
- Separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- · Support for Sync and Break characters
- Support for automatic baud rate detection
- IrDA encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:

- BRG
- · Asynchronous transmitter
- · Asynchronous receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM



18.1 UART Helpful Tips

- In multinode, direct-connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (U1MODE<4>), which defines the Idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin, depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode, caused by activity on the UxRX pin of the UART module, will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized. This results in the first character being invalid; this is to be expected.

18.2 UART Resources

Many useful resources related to UART are provided on the Microchip web site (www.microchip.com).

18.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related *"dsPIC33F/PIC24H Family Reference Manual"* Sections
- Development Tools

18.3 UART Registers

REGISTER 18-1: U1MODE: UART1 MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ^(1,3)	—	USIDL ⁽³⁾	IREN ^(2,3)	RTSMD ⁽³⁾	—	UEN<	1:0> ⁽³⁾
bit 15							bit 8

R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE ⁽³⁾	LPBACK ⁽³⁾	ABAUD ⁽³⁾	URXINV ⁽³⁾	BRGH ⁽³⁾	PDSEL<	<1:0> ⁽³⁾	STSEL ⁽³⁾
bit 7							bit 0

Legend:	HC = Hardware Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	UARTEN: UART1 Enable bit ^(1,3)
	 1 = UART1 is enabled; all UART1 pins are controlled by UART1, as defined by UEN<1:0> 0 = UART1 is disabled; all UART1 pins are controlled by port latches; UART1 power consumption is minimal
bit 14	Unimplemented: Read as '0'
bit 13	USIDL: Stop in Idle Mode bit ⁽³⁾
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ^(2,3)
	1 = IrDA [®] encoder and decoder are enabled 0 = IrDA [®] encoder and decoder are disabled
bit 11	RTSMD: Mode Selection for U1RTS Pin bit ⁽³⁾
	 1 = U1RTS pin is in Simplex mode 0 = U1RTS pin is in Flow Control mode
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UART1 Pin Enable bits ⁽³⁾
	 11 = U1TX, U1RX and BCLK pins are enabled and used; U1CTS pin is controlled by port latches 10 = U1TX, U1RX, U1CTS and U1RTS pins are enabled and used 01 = U1TX, U1RX and U1RTS pins are enabled and used; U1CTS pin is controlled by port latches 00 = U1TX and U1RX pins are enabled and used; U1CTS and U1RTS/BCLK pins are controlled by port latches
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit ⁽³⁾
	 1 = UART1 will continue to sample the U1RX pin; interrupt is generated on falling edge; bit is cleared in hardware on following rising edge 0 = No wake-up is enabled
bit 6	LPBACK: UART1 Loopback Mode Select bit ⁽³⁾
	 1 = Enable Loopback mode 0 = Loopback mode is disabled
bit 5	ABAUD: Auto-Baud Enable bit ⁽³⁾
	 1 = Enable baud rate measurement on the next character – requires reception of a Sync field (0x55) before other data; cleared in hardware upon completion 0 = Baud rate measurement is disabled or completed
Note 1:	Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for
	information on enabling the UART module for receive or transmit operation.
	This feature is only available for the 16x BRG mode (BRGH = 0).

3: This bit is not available in the dsPIC33FJ06GS001 device.

REGISTER 18-1: U1MODE: UART1 MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit ⁽³⁾ 1 = U1RX Idle state is '0'
	0 = U1RX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit ⁽³⁾
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits ⁽³⁾
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit ⁽³⁾ 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).
 - 3: This bit is not available in the dsPIC33FJ06GS001 device.

REGISTER 18-2:	U1STA: UART1 STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1 ⁽²⁾	UTXINV ⁽²⁾	UTXISEL0 ⁽²⁾	—	UTXBRK ⁽²⁾	UTXEN ^(1,2)	UTXBF ⁽²⁾	TRMT ⁽²⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEI	_<1:0> ⁽²⁾	ADDEN ⁽²⁾	RIDLE ⁽²⁾	PERR ⁽²⁾	FERR ⁽²⁾	OERR ⁽²⁾	URXDA ⁽²⁾
bit 7							bit 0

Legend: HC = Hardware Clearable bit		C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

UTXISEL<1:0>: Transmission Interrupt Mode Selection bits⁽²⁾ bit 15,13 11 = Reserved; do not use 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies that there is at least one character open in the transmit buffer) bit 14 UTXINV: Transmit Polarity Inversion bit⁽²⁾ If IREN = 0: 1 = U1TX Idle state is '0' 0 = U1TX Idle state is '1' If IREN = 1: 1 = IrDA[®] encoded U1TX Idle state is '1' 0 = IrDA encoded U1TX Idle state is '0' bit 12 Unimplemented: Read as '0' UTXBRK: Transmit Break bit⁽²⁾ bit 11 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission is disabled or completed UTXEN: Transmit Enable bit^(1,2) bit 10 1 = Transmit is enabled, U1TX pin is controlled by UART1 0 = Transmit is disabled, any pending transmission is aborted and buffer is reset; U1TX pin is controlled by port bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)⁽²⁾ 1 = Transmit buffer is full 0 = Transmit buffer is not full; at least one more character can be written TRMT: Transmit Shift Register Empty bit (read-only)⁽²⁾ bit 8 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

2: This bit is not available in the dsPIC33FJ06GS001 device.

REGISTER 18-2: U1STA: UART1 STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits ⁽²⁾
	 11 = Interrupt is set on U1RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on U1RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the U1RSR to the receive buffer; receive buffer has one or more characters
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1) ⁽²⁾
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only) ⁽²⁾
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only) ⁽²⁾
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only) ⁽²⁾
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only) ⁽²⁾
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the U1RSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only) ⁽²⁾
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1: Ref	er to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for

- information on enabling the UART module for transmit operation.
 - **2:** This bit is not available in the dsPIC33FJ06GS001 device.

19.0 HIGH-SPEED 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 44. "High-Speed 10-Bit ADC" (DS70321) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 family of devices provides high-speed successive approximation, Analog-to-Digital conversions to support applications such as AC-to-DC and DC-to-DC Power Converters.

19.1 Features Overview

The ADC module comprises the following features:

- 10-bit resolution
- Unipolar inputs
- One Successive Approximation Register (SAR)
- · Up to eight external input channels
- · Up to two internal analog inputs
- Dedicated result register for each analog input
- ±1 LSB accuracy at 3.3V
- Single supply operation
- 2 Msps conversion rate at 3.3V
- Low-power CMOS technology

19.2 Module Description

This ADC module is designed for applications that require low latency between the request for conversion and the resultant output data. Typical applications include:

- AC/DC Power Supplies
- DC/DC Converters
- Power Factor Correction (PFC)

This ADC works with the high-speed PWM module in power control applications that require high-frequency control loops. This small conversion delay reduces the "phase lag" between measurement and control system response. Up to three inputs may be sampled at a time (two inputs from the dedicated Sample-and-Hold circuits and one from the shared Sample-and-Hold circuit). If multiple inputs request conversion, the ADC will convert them in a sequential manner, starting with the lowest order input.

This ADC design provides each pair of analog inputs (AN1, AN0), (AN3, AN2),..., the ability to specify its own trigger source out of a maximum of sixteen different trigger sources. This capability allows this ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.

The user application typically requires synchronization between analog data sampling and PWM output to the application circuit. The very high-speed operation of this ADC module allows "data on demand".

In addition, several hardware features have been added to the peripheral interface to improve real-time performance in a typical DSP-based application:

- Result alignment options
- · Automated sampling
- External conversion start control
- Two internal inputs to monitor INTREF and EXTREF input signals (not available in dsPIC33FJ06GS101A/102A devices)

Block diagrams of the ADC module are shown in Figure 19-1 through Figure 19-5.

19.3 Module Functionality

The high-speed, 10-bit ADC module is designed to support power conversion applications when used with the high-speed PWM module. The ADC has one SAR and only one conversion can be processed at a time, yielding a conversion rate of 2 Msps or the equivalent of one 10-bit conversion, in half a microsecond ($0.5 \mu s$).

The ADC module supports up to eight external analog inputs and two internal analog inputs. To monitor reference voltage, two internal inputs, AN12 and AN13, are connected to the EXTREF and INTREF voltages, respectively.

Note: The dsPIC33FJ06GS101A/102A devices do not have the internal connection to EXTREF.

The analog reference voltage is defined as the device supply voltage (AVDD/AVSS).

FIGURE 19-1: ADC BLOCK DIAGRAM FOR THE dsPIC33FJ06GS001 DEVICE




FIGURE 19-2: ADC BLOCK DIAGRAM FOR THE dsPIC33FJ06GS101A DEVICE






FIGURE 19-3: ADC BLOCK DIAGRAM FOR dsPIC33FJ06GS102A DEVICE










FIGURE 19-5: ADC BLOCK DIAGRAM FOR dsPIC33FJ09GS302 DEVICE

19.4 ADC Control Registers

The ADC module uses the following control and status registers:

- ADCON: ADC Control Register
- ADSTAT: ADC Status Register
- ADBASE: ADC Base Register(1)
- ADPCFG: ADC Port Configuration Register
- ADCPC0: ADC Convert Pair Control Register 0
- ADCPC1: ADC Convert Pair Control Register 1
- ADCPC3: ADC Convert Pair Control Register 3(1)

The ADCON register controls the operation of the ADC module. The ADSTAT register displays the status of the conversion processes. The ADPCFG register configures the port pins as analog inputs or as digital I/Os. The ADCPCx registers control the triggering of the ADC conversions. See Register 19-1 through Register 19-7 for detailed bit configurations.

Note: A unique feature of the ADC module is its ability to sample inputs in an asynchronous manner. Individual Sample-and-Hold circuits can be triggered independently of each other.

REGISTER 19-1: ADCON: ADC CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0
ADON	—	ADSIDL	SLOWCLK ⁽¹⁾	—	GSWTRG	_	FORM ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-1	R/W-1
EIE ⁽¹⁾	ORDER ⁽¹⁾	SEQSAMP ⁽¹⁾	ASYNCSAMP ⁽¹⁾	_		ADCS<2:0>(1)	
bit 7							bit 0

Legend:							
R = Reada	able bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	ADON: /	ADC Operating Mode bit					
	1 = ADC	module is operating module is off					
bit 14	Unimplemented: Read as '0'						
bit 13	ADSIDL	: Stop in Idle Mode bit					
		ontinues module operation whe inues module operation in Idle					
bit 12	SLOWC	LK: Enable Slow Clock Divider	· bit ⁽¹⁾				
		C is clocked by the auxiliary PL C is clocked by the primary PLL	. ,				
bit 11	Unimple	emented: Read as '0'					
bit 10	GSWTR	G: Global Software Trigger bit					
	ADCPC>	•	igger conversions if selected by ared by the user prior to initiating				

bit 9 Unimplemented: Read as '0'

Note 1: This control bit can only be changed while the ADC is disabled (ADON = 0).

REGISTER 19-1: ADCON: ADC CONTROL REGISTER (CONTINUED)

bit 8	FORM: Data Output Format bit ⁽¹⁾
	1 = Fractional (Dout = dddd dddd dd00 0000)
	0 = Integer (Dout = 0000 00dd dddd dddd)
bit 7	EIE: Early Interrupt Enable bit ⁽¹⁾
	 1 = Interrupt is generated after first conversion is completed 0 = Interrupt is generated after second conversion is completed
bit 6	ORDER: Conversion Order bit ⁽¹⁾
	 1 = Odd numbered analog input is converted first, followed by conversion of even numbered input 0 = Even numbered analog input is converted first, followed by conversion of odd numbered input
bit 5	SEQSAMP: Sequential Sample Enable bit ⁽¹⁾
	 1 = Shared Sample-and-Hold (S&H) circuit is sampled at the start of the second conversion if ORDER = 0. If ORDER = 1, then the shared S&H is sampled at the start of the first conversion. 0 = Shared S&H is sampled at the same time the dedicated S&H is sampled if the shared S&H is not currently busy with an existing conversion process. If the shared S&H is busy at the time the
	dedicated S&H is sampled, then the shared S&H will sample at the start of the new conversion cycle.
bit 4	ASYNCSAMP: Asynchronous Dedicated S&H Sampling Enable bit ⁽¹⁾
	1 = The dedicated S&H is constantly sampling and then terminates sampling as soon as the trigger pulse is detected
	 The dedicated S&H starts sampling when the trigger event is detected and completes the sampling process in two ADC clock cycles
bit 3	Unimplemented: Read as '0'
bit 2-0	ADCS<2:0>: Analog-to-Digital Conversion Clock Divider Select bits ⁽¹⁾
	111 = FADC/8 110 = FADC/7 101 = FADC/6 100 = FADC/5 011 = FADC/4 (default) 010 = FADC/3 001 = FADC/2 000 = FADC/1

Note 1: This control bit can only be changed while the ADC is disabled (ADON = 0).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		_			—
bit 15							bit 8

U-0	R/C-0, HS	U-0	U-0	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS
—	P6RDY	—	—	P3RDY ⁽¹⁾	P2RDY ⁽²⁾	P1RDY	P0RDY
bit 7							bit 0

Legend:	C = Clearable bit	HS = Hardware Settabl	e bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-7	Unimplemented: Read as '0'
bit 6	P6RDY: Conversion Data for Pair 6 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 5-4	Unimplemented: Read as '0'
bit 3	P3RDY: Conversion Data for Pair 3 Ready bit ⁽¹⁾
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 2	P2RDY: Conversion Data for Pair 3 Ready bit ⁽²⁾
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 1	P1RDY: Conversion Data for Pair 1 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 0	P0RDY: Conversion Data for Pair 0 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.

Note 1: This bit is not implemented in dsPIC33FJ06GS102A/202A devices.

2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

REGISTER 19-3:	ADBASE: ADC BASE REGISTER ⁽¹⁾
----------------	--

		A	DBASE<7:1>(2)			_
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
bit 15							bit 8
			ADBASE	<15:8> ⁽²⁾			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Legend:				
R = Readable bit	W = Writable bit	ble bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-1 ADBASE<15:1>: ADC Base Register bits⁽²⁾

This register contains the base address of the user's ADC Interrupt Service Routine (ISR) jump table. This register, when read, contains the sum of the ADBASE register contents and the encoded value of the PxRDY status bits.

The encoder logic provides the bit number of the highest priority PxRDY bits, where P0RDY is the highest priority and P6RDY is the lowest priority.

- bit 0 Unimplemented: Read as '0'
- **Note 1:** As an alternative to using the ADBASE register, the ADCP0-6 ADC Pair Conversion Complete Interrupts can be used to invoke A to D conversion completion routines for individual ADC input pairs.
 - 2: The encoding results are shifted left two bits, so bits 1-0 of the result are always zero.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	—	—	PCFG3	PCFG2	PCFG1	PCFG0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown			
bit 15-8	Unimplemen	ted: Read as 'O)'					
bit 7-6	PCFG<7:6>: Analog-to-Digital Port Configuration Control bits ⁽¹⁾							

REGISTER 19-4: ADPCFG: ADC PORT CONFIGURATION REGISTER

	0 0	0		
1 = Port pin is in	Digital mode;	port read input is	enabled; Analog-to-Digital	input multiplexer is
connected to A	Vss			

0 = Port pin is in Analog mode; port read input is disabled; Analog-to-Digital samples pin voltage

bit 5-4 Unimplemented: Read as '0'

- bit 3-0 **PCFG<3:0>:** Analog-to-Digital Port Configuration Control bits
 - 1 = Port pin is in Digital mode; port read input is enabled; Analog-to-Digital input multiplexer is connected to AVss
 - 0 = Port pin is in Analog mode; port read input is disabled; Analog-to-Digital samples pin voltage
- **Note 1:** This bit is not implemented in dsPIC33FJ06GS102A/202A devices.
 - 2: This bit is not implemented in dsPIC33FJ06GS001/101A devices.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN1	PEND1	SWTRG1			TRGSRC1<4:0)>				
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN0	PEND0	SWTRG0			TRGSRC0<4:0)>				
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown			
		_								
bit 15	1 = Enables	terrupt Request RQ generatior ot generated		sted conversion	of channels Al	N3 and AN2 is o	completed			
bit 14	1 = Convers	nding Conversionsion of channels sion is complete			et when selecte	d trigger is asse	erted			
bit 13	0 = Conversion is complete SWTRG1: Software Trigger 1 bit									
	1 = Starts c This bit is au	onversion of AN utomatically clea sion has not sta	I3 and AN2 (i ared by hardv	f selected by the vare when the P	e TRGSRCx bit END1 bit is set	s) ⁽¹⁾				
bit 12-8	Selects trigg 11111 = Tir 11011 = Re 11010 = PV 11001 = Re 10010 = Re 10010 = Re 10010 = Re 10000 = Re 01111 = PV 01100 = Re 01111 = PV 01101 = Re 01100 = Tir	VM Generator 4 eserved VM Generator 2 VM Generator 1 eserved VM Generator 4 eserved VM Generator 2 VM Generator 1 eserved ner1 period mat	current-limit current-limit current-limit current-limit secondary tr secondary tr	ADC trigger ADC trigger ADC trigger ADC trigger igger is selected	d					
	00110 = Re 00101 = PV 00100 = PV 00011 = PV 00010 = Gk 00001 = Inc	VM Generator 4	primary trigg primary trigg nt Trigger is s gger is select trigger is se	er is selected er is selected selected red						

REGISTER 19-5: ADCPC0: ADC CONVERT PAIR CONTROL REGISTER 0

Note 1: The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

REGISTER	19-5: ADCPC0: ADC CONVERT PAIR CONTROL REGISTER 0 (CONTINUED)
bit 7	IRQEN0: Interrupt Request Enable 0 bit
	 1 = Enables IRQ generation when requested conversion of channels AN1 and AN0 is completed 0 = IRQ is not generated
bit 6	PEND0: Pending Conversion Status 0 bit
	 1 = Conversion of channels AN1 and AN0 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 5	SWTRG0: Software Trigger 0 bit 1 = Starts conversion of AN1 and AN0 (if selected by the TRGSRCx bits) ⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. 0 = Conversion has not started
bit 4-0	TRGSRC0<4:0>: Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0. 11111 = Timer2 period match
	•
	•
	11011 = Reserved 11010 = PWM Generator 4 current-limit ADC trigger 11001 = Reserved
	11000 = PWM Generator 2 current-limit ADC trigger
	10111 = PWM Generator 1 current-limit ADC trigger 10110 = Reserved
	•
	10010 = Reserved
	10001 = PWM Generator 4 secondary trigger is selected
	10000 = Reserved 01111 = PWM Generator 2 secondary trigger is selected
	01110 = PWM Generator 1 secondary trigger is selected
	01101 = Reserved
	01100 = Timer1 period match
	•
	•
	01000 = Reserved
	00111 = PWM Generator 4 primary trigger is selected
	00110 = Reserved 00101 = PWM Generator 2 primary trigger is selected
	00100 = PWM Generator 1 primary trigger is selected
	00011 = PWM Special Event Trigger is selected
	00010 = Global software trigger is selected
	00001 = Individual software trigger is selected
	00000 = No conversion is enabled

Note 1: The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

REGISTER 19-6: ADCPC1: ADC CONVERT PAIR CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN3 ⁽¹	PEND3 ⁽¹⁾	SWTRG3 ⁽¹⁾			TRGSRC3<4:0)> ⁽¹⁾				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN2 ⁽²		SWTRG2 ⁽²⁾			TRGSRC2<4:0					
bit 7							bit (
Legend:										
R = Readat		W = Writable b	oit	-	emented bit, rea					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unkr	nown			
bit 15	IRQEN3: Inte	errupt Request E	nable 3 bit ⁽¹)						
	1 = Enables	IRQ generation	when reques	ted conversion	on of channels A	N7 and AN6 is o	completed			
	0 = IRQ is no			(1)						
bit 14		ding Conversion on of channels A			act when caleat	od triggor io opor	rtod			
		on is complete		o is periority, :	set when select	eu ingger is asse	lieu			
bit 13		oftware Trigger 3	3 bit ⁽¹⁾							
	1 = Starts co	nversion of AN7	and AN6 (if	selected by th	ne TRGSRCx bi	ts) ⁽³⁾				
		tomatically clear		are when the	PEND3 bit is se	et.				
h:+ 40 0		on has not starte		lian hita(1)						
bit 12-8		I:0>: Trigger 3 S er source for con			le ANZ and ANA					
		er2 period matcl		alog channe).				
	•	·								
	•									
	11011 = Res	served								
		M Generator 4 c	urrent-limit A	ADC trigger						
	11001 = Res	served 'M Generator 2 c	urrent-limit A	ADC trigger						
		M Generator 1 c								
	10110 = Res	served								
	•									
	•									
	10010 = Res									
	10001 = PW 10000 = Res	M Generator 4 s	econdary tri	gger is select	ed					
			econdary tri	gger is select	ed					
	01110 = PW	01111 = PWM Generator 2 secondary trigger is selected 01110 = PWM Generator 1 secondary trigger is selected								
	01101 = Reserved 01100 = Timer1 period match									
	•									
	•									
	• 01000 = Res	served								
	00111 = PW	M Generator 4 p	orimary trigge	er is selected						
	00110 = Res		rimon (triage	r is calestad						
		M Generator 2 p Generator 1 p								
	00011 = PW	M Special Event	Trigger is se	elected						
		bal software trig								
		vidual software t conversion is en		ecieu						
Noto 1:				1A and do DIC	235 1000 6202	dovicos only				
	Γhis bit is availabl Γhis bit is availabl									
<u> </u>										

3: The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, conversion will be performed when the conversion resources are available.

REGISTER 19-6: ADCPC1: ADC CONVERT PAIR CONTROL REGISTER 1 (CONTINUED) IRQEN2: Interrupt Request Enable 2 bit⁽²⁾ bit 7 1 = Enables IRQ generation when requested conversion of channels AN5 and AN4 is completed 0 = IRQ is not generated PEND2: Pending Conversion Status 2 bit⁽²⁾ bit 6 1 = Conversion of channels AN5 and AN4 is pending; set when selected trigger is asserted. 0 = Conversion is complete bit 5 SWTRG2: Software Trigger 2 bit⁽²⁾ 1 = Starts conversion of AN5 and AN4 (if selected by the TRGSRCx bits)⁽³⁾ This bit is automatically cleared by hardware when the PEND2 bit is set. 0 = Conversion has not started TRGSRC2<4:0>: Trigger 2 Source Selection bits⁽²⁾ bit 4-0 Selects trigger source for conversion of analog channels AN5 and AN4. 11111 = Timer2 period match 11011 = Reserved 11010 = PWM Generator 4 current-limit ADC trigger 11001 = Reserved 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = Reserved 10010 = Reserved 10001 = PWM Generator 4 secondary trigger is selected 10000 = Reserved 01111 = PWM Generator 2 secondary trigger is selected 01110 = PWM Generator 1 secondary trigger is selected 01101 = Reserved 01100 = Timer1 period match 01000 = Reserved 00111 = PWM Generator 4 primary trigger is selected 00110 = Reserved 00101 = PWM Generator 2 primary trigger is selected 00100 = PWM Generator 1 primary trigger is selected 00011 = PWM Special Event Trigger is selected 00010 = Global software trigger is selected 00001 = Individual software trigger is selected 00000 = No conversion is enabled

- Note 1: This bit is available in dsPIC33FJ06GS001/101A and dsPIC33FJ09GS302 devices only.
 - This bit is available in dsPIC33FJ06GS102A/201A and dsPIC33FJ09GS302 devices only. 2:
 - 3: The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, conversion will be performed when the conversion resources are available.

REGISTER 19-7: ADCPC3: ADC CONVERT PAIR CONTROL REGISTER 3 ⁽¹⁾								
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	_	_		—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN6	PEND6	SWTRG6		-	TRGSRC6<4:	0>		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	pit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR '1' = Bit is set '0' = Bit is cleared		ared	x = Bit is unknown				
bit 15-8	Unimplemen	ted: Read as '0	,					
bit 7		rrupt Request E Q generation w		d conversion o	f channels AN	I13 and AN12 i	s completed	

_ _ _

	0 = IRQ is not generated
bit 6	PEND6: Pending Conversion Status 6 bit 1 = Conversion of channels AN13 and AN 12 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 5	SWTRG6: Software Trigger 6 bit
	 1 = Starts conversion of AN13 (INTREF) and AN12 (EXTREF) if selected by TRGSRC bits⁽²⁾ This bit is automatically cleared by hardware when the PEND6 bit is set. 0 = Conversion has not started

- Note 1: If other conversions are in progress, conversion will be performed when the conversion resources are available.
 - 2: AN13 is internally connected to Vref in all devices. AN12 is internally connected to the EXTREF pin in the dsPIC33FJ06001/202A and dsPIC33FJ09GS302 devices. The dsPIC33FJ06GS101A/102A devices not have an EXTREF pin; therefore, any data read on the corresponding AN12 input will be invalid.

REGISTER 19-7: ADCPC3: ADC CONVERT PAIR CONTROL REGISTER 3⁽¹⁾ (CONTINUED)

01101 = Reserved 01100 = Timer1 period match • • • 01000 = Reserved 00111 = PWM Generator 4 primary trigger is selected 00101 = Reserved 00101 = PWM Generator 2 primary trigger is selected 00100 = PWM Generator 1 primary trigger is selected 00011 = PWM Special Event Trigger is selected 00011 = Global software trigger is selected 00001 = Individual software trigger is selected 00001 = No conversion is enabled

- **Note 1:** If other conversions are in progress, conversion will be performed when the conversion resources are available.
 - 2: AN13 is internally connected to Vref in all devices. AN12 is internally connected to the EXTREF pin in the dsPIC33FJ06001/202A and dsPIC33FJ09GS302 devices. The dsPIC33FJ06GS101A/102A devices not have an EXTREF pin; therefore, any data read on the corresponding AN12 input will be invalid.

NOTES:

20.0 HIGH-SPEED ANALOG COMPARATOR

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 45. "High-Speed Analog Comparator" (DS70296) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The high-speed analog comparator module monitors current and/or voltage transients that may be too fast for the CPU and ADC to capture.

20.1 Features Overview

The SMPS comparator module offers the following major features:

- · Eight selectable comparator inputs
- · Up to two analog comparators
- · 10-bit DAC for each analog comparator
- Programmable output polarity
- Interrupt generation capability

- DACOUT pin to provide DAC output
- DACOUT amplifier (1x, 1.8x)
- Selectable hysteresis
- DAC has three ranges of operation:
 - AVDD/2
 - Internal Reference (INTREF)
 - External Reference (EXTREF)
- · ADC sample and convert trigger capability
- · Disable capability reduces power consumption
- Functional support for PWM module:
 - PWM duty cycle control
 - PWM period control
 - PWM Fault detect

20.2 Module Description

Figure 20-1 shows a functional block diagram of one analog comparator from the high-speed analog comparator module. The analog comparator provides high-speed operation with a typical delay of 20 ns. The comparator has a typical offset voltage of ±5 mV. The negative input of the comparator is always connected to the DAC circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin.

The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC and detect voltage transients with the comparator.




FIGURE 20-1: HIGH-SPEED ANALOG COMPARATOR MODULE BLOCK DIAGRAM

20.3 Module Applications

This module provides a means for the SMPS dsPIC DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions and stimulate the dsPIC DSC processor and/or peripherals, without requiring the processor and ADC to constantly monitor voltages or currents, frees the dsPIC DSC to perform other tasks.

The comparator module has a high-speed comparator, an associated 10-bit DAC and a DAC output amplifier that provide a programmable reference voltage to the inverting input of the comparator. The polarity of the comparator output is user-programmable. The output of the module can be used in the following modes:

- · Generate an Interrupt
- Trigger an ADC Sample and Convert Process
- · Truncate the PWM Signal (current limit)
- Truncate the PWM Period (current minimum)
- Disable the PWM Outputs (Fault latch)

The output of the comparator module may be used in multiple modes at the same time, such as: 1) generate an interrupt, 2) have the ADC take a sample and convert it, and 3) truncate the PWM output in response to a voltage being detected beyond its expected value.

The comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

20.4 DAC

The range of the DAC is controlled via an analog multiplexer that selects either AVDD/2, an internal reference source, INTREF, or an external reference source, EXTREF. The full range of the DAC (AVDD/2) will typically be used when the chosen input source pin is shared with the ADC. The reduced range option (INTREF) will likely be used when monitoring current levels using a current sense resistor. Usually, the measured voltages in such applications are small (<1.25V); therefore, the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

DACOUT, shown in Figure 20-1, can only be associated with a single comparator at a given time.

Note:	It should be ensured in software that						
	multiple DACOE bits are not set. The						
	output on the DACOUT pin will be indeter-						
	minate if multiple comparators enable the						
	DAC output.						

20.5 DAC Buffer Gain

The output of the DAC is buffered/amplified via the DAC buffer. The block functions as a 1x gain amplifier or as a 1.8x gain amplifier. The gain selection is controlled via the HGAIN bit in the CMPCONx register. Using the 1.8x gain option will raise the reference voltage to the analog comparator to a maximum of 2.8V. Using a higher reference voltage for the analog comparator can improve the signal-to-noise ratio in an application.

20.6 Comparator Input Range

The comparator has an input voltage range from -0.2V to AVDD + 0.2V, making it a rail-to-rail input.

20.7 Digital Logic

The CMPCONx register (see Register 20-1) provides the control logic that configures the High-Speed Analog Comparator module. The digital logic provides a pulse stretcher. The analog comparator can respond to very fast transient signals. After the comparator output is given the desired polarity, the signal is passed to this pulse stretching circuit. The pulse stretching circuit has an asynchronous set function and a delay circuit that insure the minimum pulse width is three system clock cycles wide so that the attached circuitry can properly respond.

The stretch circuit is followed by a digital filter. The digital filter is enabled via the FLTREN bit in the CMPCONx register. The digital filter operates with the clock specified via the FCLKSEL bit in the CMPCONx register. The comparator signal must be stable in a high or low state for at least three of the selected clock cycles for it to pass through the digital filter.

During Sleep mode, the clock signal inputs to the module are disabled. However, the module's analog components may continue to function in a reduced power manner to allow the user to wake-up the device when a signal is applied to a comparator input.

In Sleep mode, the clocks are stopped; however, the analog comparator signal has an asynchronous connection across the filter that allows interrupts to be generated regardless of the stopped clocks.


The comparator can be disabled while in Idle mode if the CMPSIDL bit is set. If a device has multiple comparators, and any CMPSIDL bit is set, the entire group of comparators will be disabled while in Idle mode. The advantage is reduced power consumption. Moreover, this behavior reduces complexity in the design of the clock control logic for this module.

20.8 Hysteresis

An additional feature of the module is hysteresis control. Hysteresis can be enabled or disabled and its amplitude can be controlled by the HYSSEL<1:0> bits in the CMPCONx register. Three different values are available: 15 mV, 30 mV and 45 mV. It is also possible to select the edge (rising or falling) to which hysteresis is to be applied.

Hysteresis control prevents the comparator output from continuously changing state because of small perturbations (noise) at the input (see Figure 20-2).

FIGURE 20-2: HYSTERESIS CONTROL



20.9 Interaction with I/O Buffers

If the module is enabled and a pin has been selected as the source for the comparator, then the chosen I/O pad must disable the digital input buffer associated with the pad to prevent excessive currents in the digital buffer due to analog input voltages.

20.10 DAC Output Range

The DAC has a limitation for the maximum reference voltage input of (AVDD - 1.5) volts. An external reference voltage input should not exceed this value or the reference DAC output will become indeterminate.

20.11 Analog Comparator Registers

The high-speed analog comparator module is controlled by the following registers:

- CMPCONx: Comparator Control x Register
- CMPDACx: Comparator DAC Control x Register

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CMPON ⁽¹⁾	—	CMPSIDL ⁽¹⁾	HYSSE	L<1:0> ⁽¹⁾	FLTREN ⁽¹⁾	FCLKSEL ⁽¹⁾	DACOE ⁽¹⁾			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
INSEL	<1:0> ⁽¹⁾	EXTREF ⁽¹⁾	HYSPOL ⁽¹⁾	CMPSTAT ⁽¹⁾	HGAIN ⁽¹⁾	CMPPOL ⁽¹⁾	RANGE ⁽¹⁾			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
			11	(1)						
bit 15	CMPON: Comparator Operating Mode bit ⁽¹⁾ 1 = Comparator module is enabled									
	•	itor module is di		ces power cons	umption)					
bit 14	-	ted: Read as '	-	·	. ,					
bit 13	CMPSIDL: S	top in Idle Mode	e bit ⁽¹⁾							
	1 = Discontinues module operation when device enters Idle mode.									
	0 = Continues module operation in Idle mode									
	If a device has multiple comparators, any CMPSIDL bit that is set to '1' disables all comparators while									
h# 40 44	in Idle mode.									
bit 12-11	HYSSEL<1:0>: Comparator Hysteresis Select bits ⁽¹⁾									
	11 = 45 mV hysteresis 10 = 30 mV hysteresis									
	01 = 15 mV h									
		eresis is selecte	ed							
bit 10	FLTREN: Dig	gital Filter Enabl	e bit ⁽¹⁾							
	1 = Digital filter is enabled									
	0 = Digital filter is disabled									
bit 9		igital Filter and								
	 1 = Digital filter and pulse stretcher operate with the PWM clock 0 = Digital filter and pulse stretcher operate with the system clock 									
1.11.0	-	-	-	te with the syste	em clock					
bit 8		C Output Enabl		outra (2)						
		log voltage is o log voltage is n			า					
bit 7-6	INSEL<1:0>:	Input Source S	Select for Con	nparator bits ⁽¹⁾						
		CMPxD input pi								
		CMPxC input pi								
		CMPxB input pir								
	00 = Select 0	CMPxA input pir	1							
Note 1: Thi	s bit is not impl	emented in dsF	PIC33FJ06GS	101A/102A dev	vices.					
	-					The software m	nust ensure			
		•	•			ective DACOE b				
0 . Г .				0	(7.1.1.05.40)					

REGISTER 20-1: CMPCONX: COMPARATOR CONTROL x REGISTER

3: For the INTREF value, refer to the DAC Module Specifications (Table 25-42) in Section 25.0 "Electrical Characteristics".

REGISTER 20-1: CMPCONX: COMPARATOR CONTROL x REGISTER (CONTINUED)

bit 5	EXTREF: Enable External Reference bit ⁽¹⁾
	 1 = External source provides reference to DAC (maximum DAC voltage determined by external voltage source)
	 Internal reference sources provide reference to DAC (maximum DAC voltage determined by RANGE bit setting)
bit 4	HYSPOL: Comparator Hysteresis Polarity Select bit ⁽¹⁾
	 1 = Hysteresis is applied to the falling edge of the comparator output 0 = Hysteresis is applied to the rising edge of the comparator output
bit 3	CMPSTAT: Current State of Comparator Output Including CMPPOL Selection bit ⁽¹⁾
bit 2	HGAIN: DAC Gain Enable bit ⁽¹⁾
	 1 = Reference DAC output to comparator is scaled at 1.8x 0 = Reference DAC output to comparator is scaled at 1.0x
bit 1	CMPPOL: Comparator Output Polarity Control bit ⁽¹⁾
	1 = Output is inverted0 = Output is non-inverted
bit 0	RANGE: Selects DAC Output Voltage Range bit ⁽¹⁾
	1 = High Range: Max DAC Value = AVDD/2, 1.65V at 3.3V AVDD 0 = Low Range: Max DAC Value = INTREF ⁽³⁾
Note 1:	This bit is not implemented in dsPIC33FJ06GS101A/102A devices.

- 2: DACOUT can be associated only with a single comparator at any given time. The software must ensure that multiple comparators do not enable the DAC output by setting their respective DACOE bit.
- 3: For the INTREF value, refer to the DAC Module Specifications (Table 25-42) in Section 25.0 "Electrical Characteristics".

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	-	—	CMREF	<9:8> ⁽¹⁾
bit 15					•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CMREF	<7:0> ⁽¹⁾			
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read		d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-10	Unimplemen	ted: Read as '	0'				
bit 9-0	CMREF<9:0>	: Comparator I	Reference Vol	Itage Select bit	(¹)		
					(AVDD/2)/1024)	volts dependir	na on RANGE
				/1024) if EXTR			·9 ·····
	•	·					
	•						
	•						
	0000000000	= 0.0 volts					

REGISTER 20-2: CMPDACx: COMPARATOR DAC CONTROL x REGISTER

Note 1: These bits are not implemented in dsPIC33FJ06GS101A/102A devices.

21.0 CONSTANT CURRENT SOURCE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The constant current source module is a precision current generator and is used in conjunction with ADC to measure the resistance of external resistors connected to device pins.

21.1 Features Overview

The constant current source module offers the following major features:


- Constant current generator (10 µA nominal)
- Internal selectable connection to one out of four pins
- Enable/disable bit

21.2 Module Description

Figure 21-1 shows a functional block diagram of the constant current source module. It consists of a precision current generator with a nominal value of 10 μ A. The module can be enabled and disabled using the ISRCEN bit in the ISRCCON register. The output of the current generator is internally connected to one out of up to 4 pins. The OUTSEL<2:0> bits in the ISRCCON register allow selection of the target pin.

The current source is calibrated during testing.

FIGURE 21-1: CONSTANT CURRENT SOURCE MODULE BLOCK DIAGRAM



21.3 Current Source Control Register

R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
ISRCEN				_		OUTSEL<2:0>				
bit 15							bit			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
_			ISRCC	ISRCCAL<5:0>						
bit 7							bit			
Legend:	la hit		L :4		antad bit raa					
R = Readable bit		W = Writable		U = Unimplem						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 14-11 bit 10-8	Unimplemented: Read as '0' OUTSEL<2:0>: Output Current Select bits 111 = Reserved 110 = Reserved 101 = Reserved 100 = Select input pin, ISRC4 (AN4)									
	011 = Selec 010 = Selec 001 = Selec	et input pin, ISRC et input pin, ISRC et input pin, ISRC et input pin, ISRC utput is selected	C3 (AN5) C2 (AN6)							
bit 7-6	Unimplemented: Read as '0'									
bit 5-0	ISRCCAL<5:0>: Current Source Calibration bits The calibration value must be copied from Flash address, 0x800840, into these bits. Refer to the Constant Current Source Calibration Register (Register 22-1) in Section 22.0 "Special Features"									
	for more information.									

REGISTER 21-1: ISRCCON: CONSTANT CURRENT SOURCE CONTROL REGISTER⁽¹⁾

Note 1: This register is available in the dsPIC33FJ09GS302 device only.

22.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Programming and Diagnostics" (DS70207) and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F/PIC24H Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 family of devices includes several features that are included to maximize application flexibility and reliability, and minimize cost through elimination of external components. These features are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation
- Brown-out Reset (BOR)

22.1 Configuration Bits

The configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 22-1 and Table 22-2. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration byte for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper 2 bytes of all Flash Configuration Words in program memory should always be '1111 1111 1111 1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory, clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory

The Configuration Flash Byte maps are shown in Table 22-1 and Table 22-2.

The Constant Current Source Calibration register is shown in Register 22-1.

TABLE 22-1: CONFIGURATION FLASH BYTES FOR dsPIC33FJ06GS001/101A/X02A DEVICES

Address	Name	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
000FF0	FICD	_	Reserved ⁽¹⁾	_	JTAGEN	Reserved ⁽²⁾	_	— ICS<1:0>		:1:0>
000FF4	FWDT	—	FWDTEN	—	PLLKEN	WDTPRE	WDTPOST<3:0>			
000FF6	FOSC	_	FCKS	И<1:0>	IOL1WAY	_	_	OSCIOFNC POSCMD<1:0>		ID<1:0>
000FF8	FOSCSEL	—	IESO	—	—	—	—	FNOSC<2:0>		
000FFA	FGS	_	—	_	—	_	_	—	GCP	GWRP

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved for use by development tools.

2: This bit is reserved; program as '0'.

TABLE 22-2: CONFIGURATION FLASH BYTES FOR dsPIC33FJ09GS302 DEVICES

Address	Name	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0017F0	FICD	_	Reserved ⁽¹⁾	_	JTAGEN	Reserved ⁽²⁾	_	— ICS<1:0>		:1:0>	
0017F4	FWDT	—	FWDTEN	—	PLLKEN	WDTPRE		WDTPOST<3:0>			
0017F6	FOSC	_	FCKSM<1:0>		IOL1WAY	—	—	OSCIOFNC POSCMD<1:0>			
0017F8	FOSCSEL	—	IESO	—	—	—	—	FNOSC<2:0>			
0017FA	FGS	_	—	—		—	—	—	GCP	GWRP	

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved for use by development tools.

2: This bit is reserved; program as '0'.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—			CCSC	AL<5:0>		
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	

REGISTER 22-1: CONSTANT CURRENT SOURCE CALIBRATION REGISTER

bit 23-6 Unimplemented: Read as '0'

-n = Value at POR

bit 5-0 CCSCAL<5:0>: Constant Current Source Calibration bits

'1' = Bit is set

The value of these bits must be copied into the ISRCCAL<5:0> bits (ISRCCON<5:0>). Refer to the Current Source Control register (Register 21-1) in Section 21.0 "Constant Current Source".

'0' = Bit is cleared

x = Bit is unknown

TABLE 22-3: d	ISPIC33F CONFIGURATION BITS DESCRIPTION
Bit Field	Description
GCP	General Segment Code-Protect bit
	1 = User program memory is not code-protected
	0 = Code protection is enabled for the entire program memory space
GWRP	General Segment Write-Protect bit
	1 = User program memory is not write-protected
	0 = User program memory is write-protected
IESO	Two-Speed Oscillator Start-up Enable bit
	1 = Start up device with FRC, then automatically switch to the user-selected oscillator source
	when ready
	0 = Start up device with user-selected oscillator source
FNOSC<2:0>	Oscillator Selection bits
	111 = Fast RC Oscillator with divide-by-N (FRCDIVN)
	110 = Reserved; do not use
	101 = Low-Power RC Oscillator (LPRC) 100 = Reserved; do not use
	011 = Primary Oscillator with PLL module (MS + PLL, EC + PLL)
	010 = Primary Oscillator (MS, HS, EC)
	001 = Fast RC Oscillator with divide-by-N with PLL module
	(FRCDIVN + PLL)
	000 = Fast RC Oscillator (FRC)
FCKSM<1:0>	Clock Switching Mode bits
	1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
	01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
	00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	Peripheral Pin Select Configuration bit
	1 = Allow only one reconfiguration
000105110	0 = Allow multiple reconfigurations
OSCIOFNC	OSC2 Pin Function bit (except in MS and HS modes)
	 1 = OSC2 is the clock output 0 = OSC2 is the general purpose digital I/O pin
POSCMD<1:0>	Primary Oscillator Mode Select bits
	11 = Primary Oscillator is disabled10 = HS Crystal Oscillator mode (10 MHz-32 MHz)
	01 = MS Crystal Oscillator mode (3 MHz-10 MHz)
	00 = EC (External Clock) mode (DC-32 MHz)
FWDTEN	Watchdog Timer Enable bit
	1 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled; clearing the SWDTEN
	bit in the RCON register will have no effect)
	0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing
	the SWDTEN bit in the RCON register)
WDTPRE	Watchdog Timer Prescaler bit
	1 = 1:128
	0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits
	1111 = 1:32,768
	1110 = 1:16,384
	• 0001 = 1:2
	0001 - 1.2 0000 = 1:1

TABLE 22-3: dsPIC33F CONFIGURATION BITS DESCRIPTION

Bit Field	Description
PLLKEN	PLL Lock Enable bit
	 1 = Clock switch to PLL source will wait until the PLL lock signal is valid 0 = Clock switch will not wait for the PLL lock signal
JTAGEN	JTAG Enable bit
	1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	ICD Communication Channel Select bits
	11 = Communicate on PGEC1 and PGED1
	10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3
	00 = Reserved, do not use

TABLE 22-3: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

22.2 On-Chip Voltage Regulator


The devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 22-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 25-13, located in Section 25.1 "DC Characteristics".

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

On a POR, it takes approximately 20 µs for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 22-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



^{3:} Typical VCAP pin voltage = 2.5V when $VDD \ge VDDMIN$.

22.3 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until the OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of, TFSCM = 100, is applied. The total delay in this case is TFSCM.

The BOR status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

22.4 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

22.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit (FWDT<4>). With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC<2:0> bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

22.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP bit (RCON<3>) or IDLE bit (RCON<2>) will need to be cleared in software after the device wakes up.

22.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register (FWDT<7>). When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.




FIGURE 22-2: WDT BLOCK DIAGRAM

22.5 JTAG Interface

A JTAG interface is implemented, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface will be provided in future revisions of this document.

22.6 In-Circuit Serial Programming

dsPIC33FJ06GS001/101A/102A/202A The and dsPIC33FJ09GS302 family of digital signal controllers can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for details about In-Circuit Serial Programming (ICSP[™]).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- · PGEC3 and PGED3

22.7 In-Circuit Debugger

The dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 devices provide simple debugging functionality through the PGECx (Emulation/ Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- · PGEC1 and PGED1
- PGEC2 and PGED2
- · PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

23.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJ06GS001/101A/102A/ 202A and dsPIC33FJ09GS302 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33F/PIC24H Family Reference Manual" sections.

The instruction set for this family of dsPIC33F devices is identical to the instruction set for dsPIC30F devices.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · DSP operations
- · Control operations

Table 23-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 23-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value, 'f'
- The destination, which could be either the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- · The X and Y address space prefetch destinations
- The accumulator write-back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register, 'Wn', or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-Bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

Field	Description
#text	Means "literal defined by text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator Write-Back Destination Address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word-addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal $\in \{015\}$
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal $\in \{0255\}$
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal $\in \{065535\}$
lit23	23-bit unsigned literal \in {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal \in {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal \in {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor Working register pair (Direct Addressing)

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	Pordes Cycles 1 1 1 <td< td=""><td>C,DC,N,OV,Z</td></td<>	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1		C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	-		N,Z
3 2 4 2 5 1		AND	#lit10,Wn	Wd = lit10 .AND. Wd	-		N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	-		N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	-		N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	-		C,N,OV,Z
-	NON	ASR	f,WREG	WREG = Arithmetic Right Shift f	-		C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	-		C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	-	1 1 1	N,Z
		ASR	Wb,#lit5,Wnd	Wind = Arithmetic Right Shift Wb by Wils	-		N,Z
5	BCLR	BCLR		Bit Clear f	-		None
5	DCLK		f,#bit4	Bit Clear Ws	-		None
6	BRA	BCLR BRA	Ws,#bit4	Branch if Carry	-		None
0	BRA		C,Expr	Branch if Greater Than or Equal	-		None
		BRA	GE, Expr		-	1 (2) 1 (2) 1 (2)	
		BRA	GEU, Expr	Branch if Unsigned Greater Than or Equal Branch if Greater Than	-		None
		BRA	GT, Expr		-		None
		BRA	GTU, Expr	Branch if Unsigned Greater Than	-		None
		BRA	LE,Expr	Branch if Less Than or Equal	-		None
		BRA	LEU,Expr	Branch if Unsigned Less Than or Equal	-		None
		BRA	LT,Expr	Branch if Less Than	-		None
		BRA	LTU,Expr	Branch if Unsigned Less Than	-		None
		BRA	N,Expr	Branch if Negative	-		None
		BRA	NC,Expr	Branch if Not Carry	-		None
		BRA	NN,Expr	Branch if Not Negative			None
		BRA	NOV, Expr	Branch if Not Overflow			None
		BRA	NZ,Expr	Branch if Not Zero			None
		BRA	OA,Expr	Branch if Accumulator A Overflow			None
		BRA	OB,Expr	Branch if Accumulator B Overflow			None
		BRA	OV,Expr	Branch if Overflow			None
		BRA	SA,Expr	Branch if Accumulator A Saturated			None
		BRA	SB,Expr	Branch if Accumulator B Saturated			None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero			None
		BRA	Wn	Computed Branch			None
7	BSET	BSET	f,#bit4	Bit Set f			None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call Subroutine	2	2	None
		CALL	Wn	Call Indirect Subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Accumulator		-	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer		1	WDTO,Sleep
17	СОМ	СОМ	f	$f = \bar{f}$		1	N,Z
	0011	СОМ	f,WREG	WREG = \overline{f}			N,Z
				Wd = Ws			,
18	a D	COM	Ws,Wd	- antonio			
18	CP	CP	f	Compare f with WREG			C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1 1		C,DC,N,OV,Z
10		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)			C,DC,N,OV,Z
19	CPO	CPO	f	Compare f with 0x0000			C,DC,N,OV,Z
		CPO	Ws	Compare Ws with 0x0000			C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow		(2 or 3) 1 1 (2 or 3) 1 1	C,DC,N,OV,Z
		CPB CPB	Wb,#lit5 Wb,Ws	Compare Wb with lit5, with Borrow Compare Wb with Ws, with Borrow			C,DC,N,OV,Z C,DC,N,OV,Z
04				(Wb – Ws – C)			News
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, Skip if =		(2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, Skip if >	1		None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, Skip if <	1	-	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, Skip if ≠	1		None
25	DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2		1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles		1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

IABL	E 23-2:	INSTRUCTION SET OVERVIEW (CONTINUED)								
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected			
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV			
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV			
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV			
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV			
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV			
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None			
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None			
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB			
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB SA,SB,SAB			
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None			
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С			
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С			
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С			
38	GOTO	GOTO	Expr	Go to Address	2	2	None			
		GOTO	Wn	Go to Indirect	1	2	None			
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z			
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z			
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z			
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z			
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z			
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z			
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z			
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z			
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z			
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z			
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z			
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB SA,SB,SAB			
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None			
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z			
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z			
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1 1 1 1 2 2 1 2 1 1 1 1 </td <td>C,N,OV,Z</td>	C,N,OV,Z				
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z			
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z			
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB			
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB			
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None			
		MOV	f	Move f to f	1	1	N,Z			
		MOV	f,WREG	Move f to WREG	1	1	None			
		MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None			
		MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None			
		MOV	Wn,f	Move Wn to f	1	1	None			
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None			
		MOV	WREG, f	Move WREG to f	1	1	None			
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None			
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None			
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and Store Accumulator	1	1	None			

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	r 1 1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd		1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn		1		None
59	RESET	RESET					None
60	RETFIE						None
61	RETLW		#lit10,Wn				None
62	RETURN	V PWRSAV #lit1 Go into Sleep or Idle mode 1 1 RCALL Expr Relative Call 1 2 RCALL Wn Computed Call 1 2 F REPEAT #lit14 Repeat Next Instruction lit14 + 1 times 1 1 REPEAT Wn Repeat Next Instruction (Wn) + 1 times 1 1 RESET Software Device Reset 1 1 RESET Return from interrupt 1 3 (2) RETLW #lit10, Wn Return with Literal in Wn 1 3 (2)		None			
63	RLC			U ,			C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry Ma	1	1	C,N,Z
64	DINC	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f f WDEC	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
65	PDC	RLNC	Ws,Wd f	Wd = Rotate Left (No Carry) Ws f = Rotate Right through Carry f	1	1	N,Z C,N,Z
00	RRC	RRC	I f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z C,N,Z
		RRC	I,WREG Ws,Wd	WREG = Rotate Right through Carry Ws	1	1	C,N,Z C,N,Z

TABLE 23-2. INSTRUCTION SET OVERVIEW (CONTINUED)	TABLE 23-2 :	INSTRUCTION SET OVERVIEW (CONTINUED)
--	---------------------	--------------------------------------

IABL	E 23-2:	INSTRUCTION SET OVERVIEW (CONTINUED)								
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected			
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z			
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z			
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z			
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None			
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None			
68	SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C,N,Z			
69	SETM	SETM	f	f = 0xFFFF	1	1	None			
		SETM	WREG	WREG = 0xFFFF	1	1	None			
		SETM	Ws	Ws = 0xFFFF	1	Cycles 1 1 1 1 1 1 1 1 1 1 1	None			
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	rds Cycles	OA,OB,OAB, SA,SB,SAB			
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB			
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z			
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z			
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z			
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z			
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z			
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB			
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z			
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z			
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z			
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z			
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z			
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z			
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z			
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z			
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z			
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z			
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z			
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z			
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1 1 1 2 1 2 1 2 1 2 1 2 1	C,DC,N,OV,Z			
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z			
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z			
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z			
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1 1 1 1 1 <td>C,DC,N,OV,Z</td>	C,DC,N,OV,Z			
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$			C,DC,N,OV,Z			
76	SWAP	SWAP.b	WD,#1103,Wd	Wn = Nibble Swap Wn			None			
10	SWAL	SWAP	Wn	Wn = Byte Swap Wn			None			
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>			None			
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd			None			
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>			None			
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>			None			
81	ULNK	ULNK		Unlink Frame Pointer			None			
82	XOR	XOR	f	f = f.XOR. WREG			N,Z			
-		XOR	f,WREG	WREG = f .XOR. WREG			N,Z			
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd			N,Z			
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws			N,Z			
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5			N,Z			
							,			

TABLE 23-2 :	INSTRUCTION SET OVERVIEW	•
		/

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- · Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

24.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

24.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

24.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

24.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

24.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

25.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss, when $VDD \ge 3.0V^{(3)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss, when VDD < 3.0V ⁽³⁾	0.3V to (VDD + 0.3V)
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	
Maximum current sourced/sunk by any 4x I/O pin	15 mA
Maximum current sourced/sunk by any 16x I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽²⁾	200mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
 - 3: See the "Pin Diagrams" section for 5V tolerant pins.

25.1 DC Characteristics

TABLE 25-1: OPERATING MIPS vs. VOLTAGE

	Voo Banga	Tomp Bongo	Maximum MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302
			40
—	Vbor-3.6V ⁽¹⁾	-40°C to +125°C	40

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 25-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 18-Pin SOIC	θJA	57		°C/W	1
Package Thermal Resistance, 18-pin PDIP	θJA	66	-	°C/W	1
Package Thermal Resistance, 20-pin SSOP	θJA	64	_	°C/W	1
Package Thermal Resistance, 28-Pin QFN-S	θJA	34	_	°C/W	1
Package Thermal Resistance, 28-pin SSOP	θJA	71	-	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	47	_	°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	45	_	°C/W	1
Package Thermal Resistance, 36-Pin VTLA	θJA	29	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 25-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CH	ARACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions		
Operating Voltage									
DC10	Vdd	Supply Voltage ⁽⁴⁾	VBOR		3.6	V	Industrial and Extended		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	—	—	V			
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	-	Vss	V			
DC17	Svdd	VDD Rise Rate⁽³⁾ to Ensure Internal Power-on Reset Signal	0.03	—	_	V/ms	0-3.0V in 0.1s		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

DC CHARA	ACTERISTICS		Standard		$\text{-40}^{\circ}\text{C} \leq \text{TA} \leq$	V to 3.6V (unless otherwise stated) +85°C for Industrial +125°C for Extended			
Param.	Typical ⁽¹⁾	Max.	Units		Conditions				
Operating	Current (IDD)	(2)							
DC20d	15	23	mA	-40°C					
DC20a	15	23	mA	+25°C	3.3∨	10 MIPS			
DC20b	15	23	mA	+85°C	3.3V	10 MIPS			
DC20c	15	23	mA	+125°C					
DC21d	23	34	mA	-40°C					
DC21a	23	34	mA	+25°C	2.21/	16 MIPS ⁽³⁾			
DC21b	23	34	mA	+85°C	- 3.3V	TO MIPS(*)			
DC21c	23	34	mA	+125°C					
DC22d	25	38	mA	-40°C					
DC22a	25	38	mA	+25°C	3.3V	20 MIPS ⁽³⁾			
DC22b	25	38	mA	+85°C	3.3V	20 MIPS*/			
DC22c	25	38	mA	+125°C					
DC23d	34	51	mA	-40°C					
DC23a	34	51	mA	+25°C	3.3∨	30 MIPS ⁽³⁾			
DC23b	34	51	mA	+85°C	3.3V	30 MIF 307			
DC23c	34	51	mA	+125°C					
DC24d	43	64	mA	-40°C					
DC24a	43	64	mA	+25°C	3.3V	40 MIPS ⁽³⁾			
DC24b	43	64	mA	+85°C	3.3V	40 MIF 5 7			
DC24c	43	64	mA	+125°C					
DC25d	83	125	mA	-40°C		40 MIPS			
DC25a	83	125	mA	+25°C	3.3∨	See Note 2, except PWM and ADC			
DC25b	83	125	mA	+85°C	3.37	are operating at maximum speed			
DC25c	83	125	mA	+125°C		(PTCON2 = 0x0000)			

TABLE 25-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- · Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD; WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- CPU is executing while (1) statement
- **3:** These parameters are characterized but not tested in manufacturing.

DC CHARAC	TERISTICS			emperature -40°C	s: 3.0V to 3.6V (unles ≤ TA ≤ +85°C for Ind ≤ TA ≤ +125°C for Ex			
Param.	Typical ⁽¹⁾	Max.	Units	Conditions				
Idle Current ((IIDLE): Core Of	f Clock On E	Base Current ⁽	2)				
DC40d	13	21	mA	-40°C				
DC40a	13	21	mA	+25°C	3.3V	10 MIPS		
DC40b	13	21	mA	+85°C	- 3.3V	10 101195		
DC40c	13	21	mA	+125°C				
DC41d	16	24	mA	-40°C				
DC41a	16	24	mA	+25°C	2.21/	16 MIPS ⁽³⁾		
DC41b	16	24	mA	+85°C	- 3.3V	10 MIPS(7)		
DC41c	16	24	mA	+125°C				
DC42d	17	27	mA	-40°C				
DC42a	17	27	mA	+25°C	3.3V	20 MIPS ⁽³⁾		
DC42b	17	27	mA	+85°C	3.3V	20 MIPS**		
DC42c	17	27	mA	+125°C				
DC43d	20	32	mA	-40°C				
DC43a	20	32	mA	+25°C	3.3V	30 MIPS ⁽³⁾		
DC43b	20	32	mA	+85°C	- 3.3V	30 MIPS(*)		
DC43c	20	32	mA	+125°C				
DC44d	23	37	mA	-40°C				
DC44a	23	37	mA	+25°C	2.21/			
DC44b	23	37	mA	+85°C	- 3.3V	40 MIPS		
DC44c	23	37	mA	+125°C	1			

TABLE 25-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current is measured as follows:

CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail

- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD; WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- **3:** These parameters are characterized but not tested in manufacturing.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

DC CHARAC	TERISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Typical ⁽¹⁾	Max.	Units	Conditions					
Power-Down Current (IPD) ^(2,4)									
DC60d	125	500	μA	-40°C					
DC60a	135	500	μA	+25°C	3.3V	Base Power-Down Current			
DC60b	235	500	μΑ	+85°C	3.3V	Base Power-Down Current			
DC60c	565	950	μA	+125°C					
DC61d	40	50	μA	-40°C					
DC61a	40	50	μA	+25°C	3.3V	Watchdog Timer Current: ∆IwDT ⁽³⁾			
DC61b	40	50	μA	+85°C	3.3V				
DC61c	80	90	μA	+125°C					

TABLE 25-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

- 2: IPD current is measured as follows:
 - CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
 - CLKO is configured as an I/O input pin in the Configuration Word
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD, WDT and FSCM are disabled
 - All peripheral modules are disabled (PMDx bits are all '1's)
 - VREGS bit (RCON<8>) = 1 (i.e., core regulator is set to standby while the device is in Sleep mode)
 - **3:** The ∆ current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
 - 4: These currents are measured on the device containing the most memory in this family.

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param.	Typical ⁽¹⁾	Max.	Doze Ratio	Units		Condi	tions
Doze Current	(IDOZE) ⁽²⁾						
DC73a	30	45	1:2	mA			
DC73f	16	23	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	16	23	1:128	mA			
DC70a	30	45	1:2	mA			
DC70f	16	23	1:64	mA	+25°C	3.3V	40 MIPS
DC70g	16	23	1:128	mA			
DC71a	30	45	1:2	mA			
DC71f	16	23	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	16	23	1:128	mA			
DC72a	30	45	1:2	mA			
DC72f	16	23	1:64	mA	+125°C	3.3V	40 MIPS
DC72g	16	23	1:128	mA]		

TABLE 25-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

· Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail

· CLKO is configured as an I/O input pin in the Configuration Word

· All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD; WDT and FSCM are disabled

· CPU, SRAM, program memory and data memory are operational

 No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)

• CPU is executing while (1) statement

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
	VIL	Input Low Voltage						
DI10		I/O Pins	Vss	_	0.2 VDD	V		
DI15		MCLR	Vss	_	0.2 VDD	V		
DI16		I/O Pins with OSC1	Vss	_	0.2 VDD	V		
DI18		SDA1, SCL1	Vss	_	0.3 VDD	V	SMBus disabled	
DI19		SDA1, SCL1	Vss	_	0.8	V	SMBus enabled	
	VIH	Input High Voltage						
DI20 DI21		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 VDD 0.7 VDD		Vdd 5.5	V V		
DI28 DI29		SDA1, SCL1 SDA1, SCL1	0.7 VDD 2.1	_	5.5 5.5	V V	SMBus disabled SMBus enabled	
DI30	ICNPU	CNx Pull-up Current		250	_	μA	VDD = 3.3V, VPIN = VSS	
DI50	lı.	Input Leakage Current ^(2,3,4) I/O Pins: 4x Sink Driver Pins RA0-RA2, RB0-RB2, RB5-RB10, RB15 16x Sink Driver Pins	_		±2	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance	
		RA3, RA4, RB3, RB4, RB11-RB14		_	±8	μA	$\label{eq:VSS} \begin{split} &V \text{SS} \leq V \text{PIN} \leq V \text{DD}, \\ &\text{Pin at high-impedance} \end{split}$	
DI55		MCLR	_	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$	
DI56		OSC1	_	—	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and } H{\sf S} \text{ modes} \end{split}$	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the list of 5V tolerant I/O pins.
- **5**: VIL source < (VSS 0.3); characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V; characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins, not excluded under IICL or IICH conditions, are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit; characterized but not tested.

DC CHA	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions		
DI60a	licl	Input Low Injection Current	0	_	_5 ^(5,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB5		
DI60b	Іісн	Input High Injection Current	0	_	+5 ^(6,7,8)	mA	All pins excep <u>t VDD,</u> Vss, AVDD, AVss, MCLR, VCAP, RB5 and digital 5V tolerant designated pins		
DI60c	ΣΙΙΟΤ	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾	_	+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT		

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the list of 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3); characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V; characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins, not excluded under IICL or IICH conditions, are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit; characterized but not tested.

DC CHA	RACTER	ISTICS	Standard (unless Operatin	otherwi	se state	ed) -40°C :	nditions: 3.0V to 3.6V d) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
DO10 Vol		Output Low Voltage I/O Pins: 4x Sink Driver Pins – RA0-RA2, RB0-RB2, RB5-RB10, RB15	_	_	0.4	V	$IOL \le 6 \text{ mA}, \text{VDD} = 3.3 \text{V}^{(1)}$		
		Output Low Voltage I/O Pins: 16x Sink Driver Pins – RA3, RA4, RB3, RB4, RB11-RB14	—	_	0.4	V	IOL ≤ 18 mA, VDD = 3.3V ⁽¹⁾		
DO20 V	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins – RA0-RA2, RB0-RB2, RB5-RB10, RB15	2.4	_	_	V	IOH ≥ -6 mA, VDD = 3.3V ⁽¹⁾		
		Output High Voltage I/O Pins: 16x Source Driver Pins – RA3, RA4, RB3, RB4, RB11-RB14	2.4	_	_	V	IOH ≥ -18 mA, VDD = 3.3V ⁽¹⁾		
DO20A	Voн1	Output High Voltage	1.5	—	—	V	$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$		
		4x Source Driver Pins – RA0-RA2,	2.0	—	—		IOH ≥ -11 mA, VDD = 3.3V ⁽¹⁾		
		RB0-RB2, RB5-RB10, RB15	3.0	—	_		$IOH \ge -3 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$		
		Output High Voltage I/O Pins: 16x Source Driver Pins – RA3,	1.5	—	_	V	$IOH \ge -30 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$		
			2.0		_	Ī	$IOH \ge -25 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$		
		RA4, RB3, RB4, RB11-RB14	3.0	—	—		$IOH \ge -8 \text{ mA}, \text{ VDD} = 3.3 \text{V}^{(1)}$		

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: These parameters are characterized, but not tested.

TABLE 25-11: ELECTRICAL CHARACTERISTICS: BOR

		Standard Operating Conditions: 3.0V to $3.6V^{(3)}$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param.	Symbol	Characteristic		Min. ⁽¹⁾	Тур.	Max.	Units	Conditions
BO10	VBOR	BOR Event on VDD Transition High-to-Low BOR Event is Tied to VDD Core Voltage Decrease		2.55		2.96	V	(See Note 2)

Note 1: These parameters are for design guidance only and are not tested in manufacturing.

2: The device will operate as normal until the VDDMIN threshold is reached.

3: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

DC CHARACTERISTICS			(unless		vise state	ed) -40°C∶	s: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial ≤ TA ≤ +125°C for Extended	
Param.	. Symbol Characteristic			Typ. ⁽¹⁾	Max.	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	_	_	E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмın = Minimum operating voltage	
D132B	VPEW	VDD for Self-Timed Write	VMIN	_	3.6	V	Vмın = Minimum operating voltage	
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C	
D135	IDDP	Supply Current during Programming	—	10	—	mA		
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C ⁽²⁾	
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C ⁽²⁾	
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C ⁽²⁾	
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, Ta = +125°C ⁽²⁾	

TABLE 25-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = `b011111 (for Minimum), TUN<5:0> = `b100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 25-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

TABLE 25-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param.	Symbol	Characteristics	Characteristics Min. Typ. Max. Units Comments							
	CEFC	External Filter Capacitor Value ⁽¹⁾	4.7	10		μF	Capacitor must be low series resistance (< 0.5 Ohms)			

Note 1: Typical VCAP voltage = 2.5 volts when $VDD \ge VDDMIN$.

25.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302 AC characteristics and timing parameters.

TABLE 25-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
	Operating voltage VDD range as described in Table 25-1.						

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 25-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	_	15		In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCL1, SDA1		_	400	pF	In I ² C™ mode






TABLE 25-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions			
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC			
		Oscillator Crystal Frequency	3.0 10	_	10 32	MHz MHz	XT HS			
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns				
OS25	Тсү	Instruction Cycle Time ⁽²⁾	25		DC	ns				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾		5.2		ns				
OS41	TckF	CLKO Fall Time ⁽³⁾	_	5.2	_	ns				
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

^{2:} Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8		8	MHz	ECPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO System Frequency	100	—	200	MHz			
OS52	TLOCK	PLL Start-up Time (Lock Time)	0.9	1.5	3.1	mS			
OS53	DCLK	CLKO Stability (Jitter) ⁽²⁾	-3	0.5	3	%	Measured over 100 ms period		

TABLE 25-17:PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: FOSC = 32 MHz, DCLK = 3%, SPI bit rate clock (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left[\frac{D_{CLK}}{\sqrt{\left(\frac{32 \ MHz}{2 \ MHz}\right)}}\right] = \left[\frac{3\%}{\sqrt{16}}\right] = \left[\frac{3\%}{4}\right] = 0.75\%$$

TABLE 25-18: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions						
OS56	Fhpout	On-Chip 16x PLL CCO Frequency	112	118	120	MHz			
OS57	Fhpin	On-Chip 16x PLL Phase Detector Input Frequency	7.0	7.37	7.5	MHz			
OS58	Tsu	Frequency Generator Lock Time	—	—	10	μs			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

АС СНА	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$									
Param.	Characteristic	Characteristic Min. Typ. Max. Units Conditions									
	Internal FRC Accuracy @	FRC Fr	equency	= 7.37 N	lHz ⁽¹⁾						
F20a	FRC	-2	+2 % $-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = $3.0-3.6V$								
F20b	FRC	-5	$-5 \qquad -5 \qquad +5 \qquad \% \qquad -40^{\circ}C \leq TA \leq +125^{\circ}C \qquad VDD = 3.0-3.6V$								

TABLE 25-19: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

TABLE 25-20: INTERNAL LPRC ACCURACY

АС СНИ	ARACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param.	Characteristic	Min.	Тур.	Max.	Units	Conditions				
	LPRC @ 32.768 kHz ⁽¹⁾									
F21a	LPRC	-20	_	+20	%	$-40^\circ C \le TA \le +85^\circ C$	VDD = 3.0-3.6V			
F21b	LPRC	-70	_	+70	%	$-40^{\circ}C \leq T_A \leq +125^{\circ}C \text{VDD} = 3.0\text{-}3.6\text{V}$				

Note 1: The change of LPRC frequency as VDD changes.






TABLE 25-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$					
Param.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
DO31	TioR	I/O Pins: 4x Sink Driver Pins RA0-RA2, RB0-RB2, RB5-RB10, RB15	_	10	25	ns	Refer to Figure 25-1 for test conditions	
		I/O Pins: 16x Sink Driver Pins RA3, RA4, RB3, RB4, RB11-RB14		6	15	ns		
DO32	TioF	I/O Pins: 4x Sink Driver Pins RA0-RA2, RB0-RB2, RB5-RB10, RB15	_	10	25	ns	Refer to Figure 25-1 for test conditions	
		I/O Pins: 16x Sink Driver Pins RA3, RA4, RB3, RB4, RB11-RB14	—	6	15	ns		
DI35	TINP	INTx Pin High or Low Time (input)	20	_	-	ns		
DI40	Trbp	CNx High or Low Time (input)	2		_	Тсү		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.






TABLE 25-22: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS


AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SY10	TMCL	MCLR Pulse Width (low)	2	_	—	μS	-40°C to +125°C		
SY11	TPWRT	Power-up Timer Period	—	64	—	ms	-40°C to +125°C		
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +125°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS			
SY30	Tost	Oscillator Start-up Time	_	1024 Tosc	_	_	Tosc = OSC1 period		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

FIGURE 25-5: TIMER1 AND TIMER2 EXTERNAL CLOCK TIMING CHARACTERISTICS



AC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param.	Symbol	Characteristic		Min.	Тур.	Max.	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler	Tcy + 20		_	ns	Must also meet Parameter TA15,		
			Synchronous, with prescaler	(Tcy + 20)/N	_	—	ns	N = prescale value (1, 8, 64, 256)		
			Asynchronous	20	—	—	ns			
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler	Tcy + 20		—	ns	Must also meet Parameter TA15,		
			Synchronous, with prescaler	(Tcy + 20)/N	_	—	ns	N = prescale value (1, 8, 64, 256)		
			Asynchronous	20		_	ns			
TA15	ΤτχΡ	TxCK Input Period	Synchronous, no prescaler	2 Tcy + 40	_	—	ns			
			Synchronous, with prescaler	Greater of: 40 ns or (2 Tcy + 40)/N	_	_	_	N = prescale value (1, 8, 64, 256)		
			Asynchronous	40	_	—	ns			
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>))		DC	_	50	kHz			
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		0.75 Tcy + 40	_	1.75 Tcy + 40	_			

TABLE 25-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

АС СНА	RACTERIST	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characte	eristic	Min.	Тур.	Max.	Units	Conditions
TB10	ТтхН	TxCK High Time	Synchronous	Greater of: 20 ns or (Tcy + 20)/N	_		ns	Must also meet Parameter TB15 N = prescale value (1, 8, 64, 256)
TB11	ΤτxL	TxCK Low Time	Synchronous	Greater of: 20 ns or (Tcy + 20)/N	_		ns	Must also meet Parameter TB15 N = prescale value (1, 8, 64, 256)
TB15	T⊤xP	TxCK Input Period	Synchronous, no prescaler	TCY + 40	_	—	ns	N = prescale value (1, 8, 64, 256)
			Synchronous, with prescaler	Greater of: 20 ns or (Tcy + 40)/N				
TB20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		0.5 TCY		1.5 TCY	_	

TABLE 25-24: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

FIGURE 25-6: INPUT CAPTURE (CAP1) TIMING CHARACTERISTICS




TABLE 25-25: INPUT CAPTURE TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param.	Symbol	Characte	ristic ⁽¹⁾	Min. Max. Units Condition				
IC10	TccL	IC1 Input Low Time	No prescaler	0.5 Tcy + 20	—	ns		
			With prescaler	10		ns		
IC11	TccH	IC1 Input High Time	No prescaler	0.5 Tcy + 20	_	ns		
			With prescaler	10	_	ns		
IC15	TccP	IC1 Input Period	·	(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)	

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-7: OUTPUT COMPARE MODULE (OC1) TIMING CHARACTERISTICS




TABLE 25-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
OC10	TccF	OC1 Output Fall Time	— — ns See Parameter DO32						
OC11	TccR	OC1 Output Rise Time	— — ns See Parameter DO31						

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 25-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions			
OC15	Tfd	Fault Input to PWM I/O Change	—	_						
OC20	TFLT	Fault Input Pulse Width	Tcy + 20 — — ns							

Note 1: These parameters are characterized but not tested in manufacturing.






FIGURE 25-10: HIGH-SPEED PWM MODULE TIMING CHARACTERISTICS




TABLE 25-28: HIGH-SPEED PWM MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions					
MP10	TFPWM	PWM Output Fall Time	_	2.5	—	ns		
MP11	TRPWM	PWM Output Rise Time	_	2.5		ns		
MP20	Tfd	Fault Input ↓ to PWM I/O Change	—	_	15	ns		
MP30	Тғн	Minimum PWM Fault Pulse Width	8		_	ns	DTC<10> = 10	
MP31	TPDLY	Tap Delay	1.04 — — ns Aclk = 120 MHz					
MP32								

Note 1: These parameters are characterized but not tested in manufacturing.


2: This parameter is a maximum allowed input clock for the PWM module.

3: The maximum value for this parameter applies to dsPIC33FJ06GS101A/102A/202A/302 devices only.

AC CHARAG	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP			
15 MHz	Table 25-30	_	_	0,1	0,1	0,1			
9 MHz	_	Table 25-31	—	1	0,1	1			
9 MHz	—	Table 25-32	—	0	0,1	1			
15 MHz	_	—	Table 25-33	1	0	0			
11 MHz	_	—	Table 25-34	1	1	0			
15 MHz	_	—	Table 25-35	0	1	0			
11 MHz	_		Table 25-36	0	0	0			

TABLE 25-29: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY








FIGURE 25-12: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS

TABLE 25-30: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condition					
SP10	TscP	Maximum SCKx Frequency		_	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	_		_	ns	See Parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_		_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	_	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_		_	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in master mode must not violate this specification.




FIGURE 25-13: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 25-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СНА	RACTERIST	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCKx Frequency	_	_	9	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




FIGURE 25-14: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 25-32:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СНА	RACTERIST	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCKx Frequency	_	-	9	MHz	-40°C to +125°C and see Note 3
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See Parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.




FIGURE 25-15: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 25-33:SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SP70	TscP	Maximum SCKx Input Frequency	_	_	15	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—	_		ns	See Parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—	_		ns	See Parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	_		ns	See Parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	_		ns	See Parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns			
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	—	ns			
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_	_	ns	See Note 4		
SP60	TssL2doV	SDOx Data Output Valid after	—	_	50	ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.






TABLE 25-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾ Max		Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	—		ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	-	-	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	—		ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—		ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.






TABLE 25-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА		rics	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCKx Input Frequency	_	_	15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—			ns	See Parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_			ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40			ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.







TABLE 25-36:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SP70	TscP	Maximum SCKx Input Frequency	_		11	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—			ns	See Parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	_			ns	See Parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See Parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns			
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120			ns			
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40			ns	See Note 4		


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.








AC CHA	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param.	Symbol	Charac	teristic	Min. ⁽¹⁾	Max.	Units	Conditions			
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μs				
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs				
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS				
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs				
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs				
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs				
IM20	TF:SCL	SDA1 and SCL1	100 kHz mode	_	300	ns	CB is specified to be			
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 pF to 400 pF			
			1 MHz mode ⁽²⁾	_	100	ns				
IM21	TR:SCL	SDA1 and SCL1	100 kHz mode	_	1000	ns	CB is specified to be			
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 pF to 400 pF			
			1 MHz mode ⁽²⁾	_	300	ns				
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns				
			400 kHz mode	100	_	ns				
			1 MHz mode ⁽²⁾	40	_	ns				
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs				
		Hold Time	400 kHz mode	0	0.9	μS				
			1 MHz mode ⁽²⁾	0.2	—	μS				
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 1)	—	,				
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	Repeated Start			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	condition			
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	After this period the			
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	first clock pulse is			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	generated			
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS				
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS				
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS				
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	ns				
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns				
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns				
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns				
-		From Clock	400 kHz mode	—	1000	ns	1			
			1 MHz mode ⁽²⁾	—	400	ns	1			
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be			
			400 kHz mode	1.3		μs	free before a new			
			1 MHz mode ⁽²⁾	0.5		μ s	transmission can star			
IM50	Св	Bus Capacitive L	oading	—	400	pF				
IM51	Tpgd	Pulse Gobbler De	<u> </u>	65	390	ns	See Note 3			

TABLE 25-37: I2C1 BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I²C[™] Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2C1 pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.







АС СНА	RACTERI	STICS		Standard Op (unless other Operating ten	wise sta	a ted) e -40°C	bns: 3.0V to 3.6V $C \le TA \le +85^{\circ}C$ for Industrial $C \le TA \le +125^{\circ}C$ for Extended
Param.	Symbol	Charac	teristic	Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μS	
IS11	S11 THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽²⁾	0.5	—	μS	
IS20	TF:SCL	SDA1 and SCL1	100 kHz mode	_	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 pF to 400 pF
			1 MHz mode ⁽²⁾	—	100	ns	
IS21	TR:SCL	SDA1 and SCL1	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 pF to 400 pF
			1 MHz mode ⁽²⁾	—	300	ns	
IS25 TSU:DAT	TSU:DAT	Data Input	100 kHz mode	250		ns	
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽²⁾	100		ns	
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽²⁾	0	0.3	μS	
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	_	μS	Only relevant for Repeated
			400 kHz mode	0.6	_	μS	Start condition
			1 MHz mode ⁽²⁾	0.25	_	μS	
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μS	clock pulse is generated
			1 MHz mode ⁽²⁾	0.25	—	μS	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS	
		Setup Time	400 kHz mode	0.6	—	μS	
			1 MHz mode ⁽²⁾	0.6	—	μS	
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	
		Hold Time	400 kHz mode	600	_	ns	
			1 MHz mode ⁽²⁾	250		ns	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	
		From Clock	400 kHz mode	0	1000	ns	
			1 MHz mode ⁽²⁾	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3		μS	before a new transmission
			1 MHz mode ⁽²⁾	0.5	—	μS	can start
IS50	Св	Bus Capacitive Lo	ading		400	pF	

TABLE 25-38: I2C1 BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2C1 pins (for 1 MHz mode only).

АС СНА	RACTERIS	STICS ⁽²⁾	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
	•	·	Device S	upply			·		
AD01	AVDD	Module VDD Supply	-	_	_	_	AVDD is internally connected to VDD on 18-pin and 28-pin devices. See parameters (DC10) in Table 25-4.		
AD02	AVss	Module Vss Supply	-	_	_	-	AVss is internally connected to Vss on 18-pin and 28-pin devices		
	•	•	Analog	nput		•			
AD10	VINH-VINL	Full-Scale Input Span	Vss		Vdd	V			
AD11	Vin	Absolute Input Voltage	AVss	_	AVdd	V			
AD12	IAD	Operating Current	—	8		mA			
AD13	_	Leakage Current	_	±0.6	_	μA	VINL = AVSS = 0V, AVDD = $3.3V$, Source Impedance = 100Ω		
AD17	Rin	Recommended Impedance of Analog Voltage Source	—	_	100	Ω			
		DC Accuracy @ 1	.5 Msps fo	or 18 and 2	8-Pin De	vices			
AD20a	Nr	Resolution		10 data	ı bits				
AD21a	INL	Integral Nonlinearity	-0.5	-0.3/+0.5	+1.2	LSb	See Note 3		
AD22a	DNL	Differential Nonlinearity	-0.9	±0.6	+0.9	LSb	See Note 3		
AD23a	Gerr	Gain Error		10	20	LSb	See Note 3		
AD24a	EOFF	Offset Error		10	20	LSb	See Note 3		
AD25a		Monotonicity ⁽¹⁾		—	_		Guaranteed		
	-	DC Accuracy @ 2	.0 Msps fo	or 18 and 2	8-Pin De	vices			
AD20b	Nr	Resolution		10 data	ı bits				
AD21b	INL	Integral Nonlinearity	-1	±1.5	+2.8	LSb			
AD22b	DNL	Differential Nonlinearity	-1.5	±2	+2.8	LSb			
AD23b	Gerr	Gain Error	—	10	20	LSb			
AD24b	EOFF	Offset Error	—	10	20	LSb			
AD25b	—	Monotonicity ⁽¹⁾	—	—	—	—	Guaranteed		
		DC Accuracy @ 2	.0 Msps fo	or 20 and 3	6-Pin De	vices	1		
AD20c	Nr	Resolution		10 data		1			
AD21c	INL	Integral Nonlinearity	> -2	±0.5	< 2	LSb	See Note 3		
AD22c	DNL	Differential Nonlinearity	> -1	±0.5	< 1	LSb	See Note 3		
AD23c	Gerr	Gain Error	<u> </u>	10	20	LSb	See Note 3		
AD24c	EOFF	Offset Error		10	20	LSb	See Note 3		
AD25c	—	Monotonicity ⁽¹⁾		_]		—	Guaranteed		

TABLE 25-39: 10-BIT HIGH-SPEED ADC MODULE SPECIFICATIONS

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function, but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

3: These parameters are characterized by similarity, but are not tested in manufacturing.

Note 1: The Analog-to-Digital conversion result never decreases with an increase in input voltage and has no missing codes.

AC CHARACTERISTICS ⁽²⁾			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V and 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
Dynamic Performance								
AD30	THD	Total Harmonic Distortion	_	-73	_	dB		
AD31	SINAD	Signal to Noise and Distortion	—	58	_	dB		
AD32	SFDR	Spurious Free Dynamic Range	—	-73	_	dB		
AD33	Fnyq	Input Signal Bandwidth	—		1	MHz		
AD34	ENOB	Effective Number of Bits	_	9.4	_	bits		

TABLE 25-39: 10-BIT HIGH-SPEED ADC MODULE SPECIFICATIONS (CONTINUED)

Note 1: The Analog-to-Digital conversion result never decreases with an increase in input voltage and has no missing codes.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function, but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.


3: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 25-40: 10-BIT HIGH-SPEED ADC MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions							
Clock Parameters										
AD50b	Tad	ADC Clock Period	35.8	_	_	ns				
		Con	version F	late						
AD55b	tCONV	Conversion Time	—	14 Tad	—	—				
AD56b	FCNV	Throughput Rate								
		Devices with Single SAR		—	2.0	Msps				
Timing Parameters										
AD63b	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On	1.0	—	10	μS				

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-23: ANALOG-TO-DIGITAL CONVERSION TIMING PER INPUT



DC CHARACTERISTICS ⁽²⁾			Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param.	Symbol	Characteristic	Min. Typ. Max. Units				Comments	
CM10	VIOFF	Input Offset Voltage	-58	+14/-40	66	mV		
CM11	VICM	Input Common-Mode Voltage Range ⁽¹⁾	0	—	AVDD	V		
CM14	TRESP	Large Signal Response	21	30	49	ns	V+ input step of 100 mv while V- input held at AVDD/2. Delay measured from analog input pin to PWM output pin.	

Note 1: These parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

AC and DC CHARACTERISTICS ⁽²⁾			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature: } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min.	Min. Typ. Max.		Units	Comments		
DA01	EXTREF	External Voltage Reference ⁽¹⁾	0	_	AVDD - 1.6	V			
DA08	INTREF	Internal Voltage Reference ⁽¹⁾	1.15	1.15 1.25 1.35		V			
DA02	CVRES	Resolution		10		Bits			
DA03	INL	Integral Nonlinearity Error	-7	1	+7	LSB	AVDD = 3.3V, DACREF = (AVDD/2)V		
DA04	DNL	Differential Nonlinearity Error	-5	-0.5	+5	LSB			
DA05	EOFF	Offset Error	0.4	-0.8	2.6	%			
DA06	EG	Gain Error	0.4	-1.8	5.2	%			
DA07	TSET	Settling Time ⁽¹⁾	711	1551	2100	ns	Measured when RANGE = 1 (high range) and the CMREF<9:0> bits transition from 0x1FF to 0x300		

TABLE 25-42: DAC MODULE SPECIFICATIONS

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

	20 40. 1	DAC OUTPUT (DAC	,							
DC CH	ARACTER	ISTICS ⁽¹⁾	Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Comments			
DA11	Rload	Resistive Output Load Impedance	ЗК		_	Ohm				
_	CLOAD	Output Load Capacitance	—	_	35	pF	Including output pin capacitance			
DA12	Ιουτ	Output Current Drive Strength	200	300	—	μA	Sink and source			
DA13	VRANGE	Output Drive Voltage Range at Current Drive of 200 mA	AVss + 250 mV	_	AVDD – 900 mV	V				
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of 50 mA	AVss + 5 mV	_	AVDD – 500 mV	V				
DA15	IDD	Current Consumed when Module Is Enabled	_	_	1.3 x Iоυт	μA	Module will always con- sume this current even if no load is connected to the output			
DA16	Routon	Output Impedance when Module is Enabled	—	820	—	Ohms				
DA30	VOFFSET	Input Offset Voltage	—	±10	10	mV				

TABLE 25-43: DAC OUTPUT (DACOUT PIN) DC SPECIFICATIONS

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

TABLE 25-44: DAC GAIN STAGE TO COMPARATOR SPECIFICATIONS

DC CHAF	DC CHARACTERISTICS ⁽¹⁾					$\label{eq:standard} \begin{array}{l} \mbox{Standard Operating Conditions} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature: } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
DA15	IDD	Current Consumed when Module Is Enabled.	_	60	_	μA	Module will always consume this current even if no load is connected to the output			
DA32	G	Amplifier Gain		1.0	_	_				
			_	1.8	_	—				
DA33	GBWP	Gain Bandwidth Product		2.0	-	MHz	At 1 pF load capacitance. Measured with sine wave output signal of 1V peak-to-peak with a midpoint value of 1.2V. Voltage excursion from 0.7 to 1.7V.			
DA34	SR	Slew Rate	_	5	—	V/µs	Slew rate between 10% and 90% of AVDD			
DA07	Ts	Settling Time		200	_	ns	Settling time to 3%			

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

IADLL A	ABEE 23-43. CONSTANT CORRENT SOURCE SPECIFICATIONS									
DC CHARACTERISTICS ⁽¹⁾					$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
CC01	IDD	Current Consumption	_	30		μA				
CC02	IREG	Regulation of Current with Voltage On	—	±3	—	%				
CC03	Ιουτ	Current Output at Terminal		10		μA				


TABLE 25-45: CONSTANT CURRENT SOURCE SPECIFICATIONS


Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to Parameter BO10 in Table 25-11 for BOR values.

NOTES:

26.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.









40

40





NOTES:

27.0 PACKAGING INFORMATION

27.1 Package Marking Information

18-Lead PDIP




18-Lead SOIC (.300")




20-Lead SSOP



Example



Example




Example



Legend:	XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	e 3	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e_3))
		can be found on the outer packaging for this package.
		A licrochip part number cannot be marked on one line, it is carried over to the next limiting the number of available characters for customer-specific information.


27.1 Package Marking Information (Continued)



27.2 Package Details

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		18	
Pitch	е	.100 BSC		
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-051C Sheet 1 of 2

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS			
Dimension Lim		MIN	NOM	MAX
Number of Pins	N	18		
Pitch	е	1.27 BSC		
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	11.55 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-051C Sheet 2 of 2

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width	X			0.60	
Contact Pad Length	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimer	nsion Limits	MIN	NOM	MAX	
Number of Pins	Ν		20		
Pitch	e		0.65 BSC		
Overall Height	А	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	_	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	Units		MILLIMETER	S
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A



Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
D	imension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	A	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETER	S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2073A

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

Units		Ν	ILLIMETER	S
Dimension	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		ILLIMETER	S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	E 1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

NOTE 1 NOTE 1 1 2 3 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 2 A 1 A 1 A 2 A 1 A 2 A 1 A 2 A 1 A 2A 2

28-Lead Skinn	y Plastic Dual In-Li	ne (SP) – 300) mil Body [SPDIP]
---------------	----------------------	---------------	--------------------

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	Units		INCHES	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimens	sion Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70	
Terminal Width	b	0.23	0.30	0.35	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length





Units			MILLIM	ETERS
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-187C Sheet 1 of 2

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL A

	Units	N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N	36		
Number of Pins per Side	ND	10		
Number of Pins per Side	NE	8		
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E		5.00 BSC	
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

Dimensioning and tolerancing per ASME Y14.5M.
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (July 2011)

This is the initial released version of this document.

Revision B (February 2012)

This revision includes formatting changes and minor typographical updates throughout the data sheet text.

Where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see Section 18.1 "UART Helpful Tips" and Section 18.1 "UART Helpful Tips".

The data sheet status was updated from Advance Information to Preliminary.

In addition, all occurrences to the package known as TLA were updated to VTLA.

All other major changes are referenced by their respective section in Table A-1.

Section Name	Update Description
"16-Bit Microcontrollers and Digital Signal Controllers with High-Speed PWM, ADC and	The previous content was reorganized and is now presented as the first page of the data sheet.
Comparators"	Relocated the Referenced Sources content, which was previously presented in Section 1.0 "Device Overview" .
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Updated the Recommended Minimum Connection diagram (see Figure 2-1).
Section 4.0 "Memory	Updated the Program Memory Map (see Figure 4-1).
Organization"	Updated bits 10-8 in IPC27 of the Interrupt Controller Register Map for dsPIC33FJ06GS001 Devices (see Table 4-4).
	Renamed the CHOPCLK<6:0> bits in the CHOP register to: CHOP<6:0> in the High-Speed PWM Register Map (see Table 4-12).
	Removed RPINR11 from the Peripheral Pin Select Input Register Map for the dsPIC33FJ06GS001 Device (see Table 4-24).
	Added the REFOMD bit to PMD4 in the PMD Register Map for the dsPIC33FJ06GS001 device (see Table 4-34).
Section 21.0 "Constant Current Source"	Added the Current Source Calibration bits (ISRCCAL<5:0>) to the Current Source Control register (see Register 21-1).
Section 22.0 "Special Features"	Added the Constant Current Source Calibration Register (see Register 22-1).
Section 25.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings(1).
	Added Note 1 to the Operating MIPS vs. Voltage specification (see Table 25-1).
	Updated all DC Characteristics: I/O Pin Output Specifications (see Table 25-10).
	Updated the typical value for Parameters F20a and F20b in the Internal FRC Accuracy specification (see Table 25-19).
	Updated the minimum and maximum values for Parameter TA20, and the minimum value for Parameter TA11 in the Timer1 External Clock Timing Requirements (see Table 25-23).
	Updated the OC/PWM Module Timing Characteristics diagram (see Figure 25-8).
	Updated the minimum and maximum values for the Simple OC/PWM Mode Timing Requirements (see Table 25-27).
	Added Note 4 and Note 5 to the 10-Bit, High-Speed ADC Module Specifications (see Table 25-39).
Section 26.0 "DC and AC Device Characteristics Graphs"	Added new chapter.

TABLE A-1: MAJOR SECTION UPDATES

Revision C (August 2012)

This revision includes minor typographical updates and content corrections. Major changes include new figures in Section 26.0 "DC and AC Device Characteristics Graphs", updated values in Table 25-39 in Section 25.0 "Electrical Characteristics" and updated package drawings in Section 27.0 "Packaging Information".

INDEX

Α	
AC Characteristics	282
Internal LPRC Accuracy	285
Internal RC Accuracy	285
Load Conditions	282
Temperature and Voltage Specifications	282
Alternate Interrupt Vector Table (AIVT)	87
Arithmetic Logic Unit (ALU)	31
Assembler	
MPASM Assembler	
Auxiliary Clock Generation	125
В	
Bit-Reversed Addressing	69
Example	70
Implementation	69
Sequence Table (16-Entry)	70
Block Diagrams	
16-Bit Timer1 Module	173
Boost Converter Implementation	
Connections for On-Chip Voltage Regulator	256
Constant Current Source	249
CPU Core	
Digital PFC	
DSP Engine	
dsPIC33FJ06GS001 Device ADC	
dsPIC33FJ06GS001/101A/102A/202A	and
dsPIC33FJ09GS302	
dsPIC33FJ06GS101A Device ADC	
dsPIC33FJ06GS102A Device ADC	
dsPIC33FJ06GS202A Device ADC	
dsPIC33FJ09GS302 Device ADC	
High-Speed Analog Comparator	
Hysteresis Control I ² C	
Input Capture	
Interleaved PFC	
MCLR Pin Connections	
Multiplexing of Remappable Output for RPn	
Oscillator System	
Output Compare	
Partitioned Output Pair, Complementary	
PWM Mode	186
Phase-Shifted Full-Bridge Converter	
PLL	
Recommended Minimum Connection	18
Remappable MUX Input for U1RX	148
Reset System	79
Shared Port Structure	146
Simplified Conceptual High-Speed PWM	185
Single-Phase Synchronous Buck Converter	22
SPI	
Type B Timer2	
UART	
Watchdog Timer (WDT)	
Brown-out Reset (BOR)	, 256

С

C Compilers	
MPLAB C18	268
Capacitor on Internal Voltage Regulator (VCAP)	18
Clock Switching	134
Enabling.	134
Sequence	134
Code Examples	
Port Write/Read	147
PWRSAV Instruction Syntax	137
Code Protection	251
Configuration Bits	251
Description	254
Configuring Analog Port Pins	147
Constant Current Source	
Description	249
Features	249
CPU	
Barrel Shifter	35
Control Registers	28
Data Addressing Overview	25
DSP Engine Overview	25
MCU Special Features	
Special Features	251
CPU Clocking System	124
PLL Configuration	125
Selection	124
Sources	124
Customer Change Notification Service	346
Customer Notification Service	
Customer Support	346

D

DAC	244
Buffer Gain	244
Output Range	245
Data Accumulators and Adder/Subtracter	33
Data Space Write Saturation	35
Overflow and Saturation	33
Round Logic	34
Write Back	
Data Address Space	39
Alignment	39
Memory Map for Devices with 1 Kbyte of RAM	41
Memory Map for Devices with 256 Bytes of RAM .	40
Near Data Space	
Software Stack	66
Width	39
X and Y Data	42
DC and AC Characteristics	
Graphs and Tables	315
DC Characteristics	
Doze Current (IDOZE)	277
I/O Pin Input Specifications	278
I/O Pin Output Specifications	
Idle Current (IIDLE)	275
Operating Current (IDD)	274
Operating MIPS vs. Voltage	
Power-Down Current (IPD)	276
Program Memory	281
Temperature and Voltage Specifications	273

dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302

DC Specifications	
DAC Output (DACOUT Pin)	
Development Support	
Doze Mode	138
DSC Guidelines	17
Basic Connection Requirements	17
Decoupling Capacitors	17
DSP Engine	31
Multiplier	

Ε

Electrical Characteristics	
Absolute Maximum Ratings	
Equations	
Device Operating Frequency	
Fosc Calculation	
Maximum Page Erase Time	76
Minimum Page Erase Time	76
XT with PLL Mode Example	
Errata	

F

Fail-Safe Clock Monitor (FSCM)	135
Flash Program Memory	
Control Registers	76
Operations	
Table Instructions	75
Flexible Configuration	

Н

High-Speed 10-Bit ADC	225
Description	225
Features	225
Functionality	
High-Speed Analog Comparator	
Applications	244
Control Registers	245
DAC	244
Digital Logic	244
Hysteresis	245
Input Range	244
Interaction with I/O Buffers	245
High-Speed PWM	183
Control Registers	186

I

I/O Ports	
Helpful Tips	152
Parallel I/O (PIO)	
Resources	152
Write/Read Timing	
I ² C	
Operating Modes	211
Registers	
In-Circuit Debugger	
In-Circuit Emulation	251
In-Circuit Serial Programming (ICSP)	
Analog, Digital Pins Configuration	
Pins	
Input Capture	
Input Change Notification	

Instruction Addressing Modes	66
File Register Instructions	66
Fundamental Modes Supported	67
MAC Instructions	67
MCU Instructions	66
Move and Accumulator Instructions	67
Other Instructions	67
Instruction Set	
Overview	262
Summary	259
Instruction-Based Power-Saving Modes	137
Idle	138
Sleep	137
Interfacing Program and Data Memory Spaces	71
Internal RC Oscillator	
Use with WDT	257
Internet Address	346
Interrupt Control and Status Registers	90
IECx	90
IFSx	90
INTCON1	90
INTCON2	90
INTTREG	90
IPCx	90
Interrupt Setup Procedures	122
Initialization	122
Interrupt Disable	122
Interrupt Service Routine	122
Trap Service Routine	122
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	138

J

JTAG Boundary Scan Interface	251
JTAG Interface	258

L

```
LEBCONx (PWMx Leading-Edge Blanking Control) ...... 202
```

Μ

Master Clear (MCLR)	18
Memory Organization	37
Microchip Internet Web Site	346
Modulo Addressing	68
Applicability	
Operation Example	68
Start and End Address	
W Address Register Selection	68
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB Integrated Development	
Environment Software	267
MPLAB PM3 Device Programmer	270
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	

0

Open-Drain Configuration	147
Oscillator	
External Pins	19
Value Conditions on Start-up	
Oscillator Configuration	123
Output Compare	179

Ρ

Packaging	
Details	
Marking	319
Peripheral Module Disable (PMD)	
Peripheral Pin Select (PPS)	
Registers	
Pinout I/O Descriptions	
Power-on Reset (POR)	
Power-Saving Features	
Clock Frequency and Switching	
Program Address Space	
Construction	
Data Access from Program Memory Using	
Program Space Visibility	74
Data Access from Program Memory Using	
Table Instructions	73
Data Access from, Address Generation	
Memory Maps	
Table Read Instructions	
TBLRDH	73
TBLRDL	
Visibility Operation	
Program Memory	
Interrupt Vector	38
Organization	
Reset Vector	
Pseudo-Random Generator	

R

Reader Response	347
Reference Clock Generation	
Register Maps	
Configuration Flash Bytes	
(dsPIC33FJ06GS001/101A/X02A)	252
Configuration Flash Bytes	
(dsPIC33FJ09GS302)	252
Registers	
ACLKCON (Auxiliary Clock Divisor Control)	131
ADCON (ADC Control)	231
ADCPC0 (ADC Convert Pair Control 0)	236
ADCPC1 (ADC Convert Pair Control 1)	238
ADCPC3 (ADC Convert Pair Control 3)	240
ADPCFG (ADC Port Configuration)	235
ADSTAT (ADC Status)	
ALTDTRx (PWMx Alternate Dead-Time)	195
AUXCONx (PWM Auxiliary Control)	204
CHOP (PWM Chop Clock Generator)	203
CLKDIV (Clock Divisor)	128
CMPCONx (Comparator Control x)	
CMPDACx (Comparator DAC Control x)	248
Constant Current Source Calibration	
CORCON (Core Control)	. 30, 91
DTRx (PWMx Dead-Time)	195
FCLCONx (PWMx Fault Current-Limit Control)	
I2C1CON (I2C1 Control)	
I2C1MSK (I2C1 Slave Mode Address Mask)	217
I2C1STAT (I2C1 Status)	
IC1CON (Input Capture 1 Control)	178
IEC0 (Interrupt Enable Control 0)	
IEC1 (Interrupt Enable Control 1)	
IEC3 (Interrupt Enable Control 3)	
IEC4 (Interrupt Enable Control 4)	
IEC5 (Interrupt Enable Control 5)	
IEC6 (Interrupt Enable Control 6)	
IEC7 (Interrupt Enable Control 7)	106

IFS0 (Interrupt Flag Status 0)	
	95
IFS1 (Interrupt Flag Status 1)	96
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
IFS5 (Interrupt Flag Status 5)	
IFS6 (Interrupt Flag Status 6)	
IFS7 (Interrupt Flag Status 7)	
INTCON1 (Interrupt Control 1)	92
INTCON2 (Interrupt Control 2)	94
INTTREG (Interrupt Control and Status)	121
IOCONx (PWMx I/O Control)	197
IPC0 (Interrupt Priority Control 0)	107
IPC1 (Interrupt Priority Control 1)	
IPC14 (Interrupt Priority Control 14)	
IPC16 (Interrupt Priority Control 16)	
IPC2 (Interrupt Priority Control 2)	109
IPC20 (Interrupt Priority Control 20)	
IPC23 (Interrupt Priority Control 23)	115
IPC24 (Interrupt Priority Control 24)	
IPC25 (Interrupt Priority Control 25)	
IPC27 (Interrupt Priority Control 27)	
IPC28 (Interrupt Priority Control 28)	
IPC29 (Interrupt Priority Control 29)	120
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
IPC7 (Interrupt Priority Control 7)	112
ISRCCON (Constant Current Source Control)	
LFSR (Linear Feedback Shift)	133
MDC (PWM Master Duty Cycle)	189
NVMCON (Flash Memory Control)	
NVMKEY (Nonvolatile Memory Key)	
OC1CON (Output Compare 1 Control)	101
OSCCON (Oscillator Control)	
OSCTUN (Oscillator Tuning)	
PDCx (PWMx Generator Duty Cycle)	192
PDCx (PWMx Generator Duty Cycle)	192
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift)	192 193
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor)	192 193 129
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1)	192 193 129 139
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2)	192 193 129 139 140
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3)	192 193 129 139 140 141
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4)	192 193 129 139 140 141 141
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3)	192 193 129 139 140 141 141
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6)	192 193 129 139 140 141 141 142 143
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6)	192 193 129 139 140 141 141 142 143
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8)	192 193 129 139 140 141 141 142 143 144
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8)	192 193 129 139 140 141 141 142 143 144 187
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2)	192 193 129 140 141 141 142 143 144 187 188
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base)	192 193 129 139 140 141 142 143 144 187 188 188
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture)	192 193 129 139 140 141 142 143 144 187 188 188 203
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control)	192 193 129 139 140 141 141 142 143 144 187 188 188 203 190
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture)	192 193 129 139 140 141 141 142 143 144 187 188 188 203 190
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control)	192 193 129 139 140 141 142 143 144 187 188 188 203 190 80
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) RCON (Reset Control) REFOCON (Reference Oscillator Control)	192 193 129 139 140 141 141 142 143 144 187 188 203 190 80 132
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Peripheral Pin Select Input 0)	192 193 129 139 140 141 141 142 143 144 187 188 203 190 80 132 153
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Input 0) RPINR0 (Peripheral Pin Select Input 1)	192 193 129 139 140 141 141 142 143 144 187 188 203 190 80 132 153
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1)	192 193 129 139 140 141 141 142 143 144 187 188 203 190 80 132 153 154 158
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18)	192 193 129 139 140 141 141 142 143 144 187 188 188 203 190 80 132 153 154 158
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 18) RPINR2 (Peripheral Pin Select Input 2)	192 193 129 139 140 141 141 142 143 144 187 188 188 203 190 132 153 154 159 155
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 1) RPINR2 (Peripheral Pin Select Input 2)	192 193 129 139 140 141 141 142 143 144 187 188 203 190 132 153 154 158 159 155 160
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR1 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 11) RPINR18 (Peripheral Pin Select Input 13) RPINR20 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 20)	$\begin{array}{c} 192\\ 193\\ 129\\ 139\\ 140\\ 141\\ 141\\ 142\\ 143\\ 144\\ 187\\ 188\\ 203\\ 153\\ 150\\ 155\\ 159\\ 155\\ 160\\ 161\\ \end{array}$
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 1) RPINR2 (Peripheral Pin Select Input 2)	$\begin{array}{c} 192\\ 193\\ 129\\ 139\\ 140\\ 141\\ 141\\ 142\\ 143\\ 144\\ 187\\ 188\\ 203\\ 153\\ 150\\ 155\\ 159\\ 155\\ 160\\ 161\\ \end{array}$
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 1) RPINR2 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR29 (Peripheral Pin Select Input 2)	$\begin{array}{c} 192\\ 193\\ 129\\ 139\\ 140\\ 141\\ 141\\ 142\\ 143\\ 144\\ 187\\ 188\\ 203\\ 153\\ 150\\ 155\\ 150\\ 155\\ 160\\ 161\\ 162 \end{array}$
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR1 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 13) RPINR20 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR29 (Peripheral Pin Select Input 2) RPINR29 (Peripheral Pin Select Input 2) RPINR3 (Peripheral Pin Select Input 2) RPINR3 (Peripheral Pin Select Input 3)	$\begin{array}{c} 192\\ 193\\ 129\\ 139\\ 140\\ 141\\ 141\\ 142\\ 143\\ 144\\ 187\\ 188\\ 203\\ 153\\ 150\\ 155\\ 160\\ 155\\ 160\\ 161\\ 162\\ 156\end{array}$
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR18 (Peripheral Pin Select Input 13) RPINR20 (Peripheral Pin Select Input 20) RPINR21 (Peripheral Pin Select Input 20) RPINR29 (Peripheral Pin Select Input 29) RPINR3 (Peripheral Pin Select Input 3) RPINR30 (Peripheral Pin Select Input 30)	$\begin{array}{c} 192\\ 193\\ 129\\ 139\\ 140\\ 141\\ 142\\ 143\\ 144\\ 187\\ 188\\ 188\\ 203\\ 152\\ 153\\ 154\\ 155\\ 155\\ 160\\ 161\\ 162\\ 156\\ 163\\ 163\\ \end{array}$
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR1 (Peripheral Pin Select Input 0) RPINR11 (Peripheral Pin Select Input 1) RPINR20 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR29 (Peripheral Pin Select Input 2) RPINR30 (Peripheral Pin Select Input 3) RPINR30 (Peripheral Pin Select Input 3)	$\begin{array}{c} 192\\ 193\\ 129\\ 139\\ 140\\ 141\\ 142\\ 143\\ 144\\ 187\\ 188\\ 188\\ 203\\ 152\\ 153\\ 154\\ 155\\ 155\\ 160\\ 155\\ 160\\ 161\\ 162\\ 156\\ 163\\ 164\\ \end{array}$
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR1 (Peripheral Pin Select Input 0) RPINR11 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) RPINR30 (Peripheral Pin Select Input 3) RPINR30 (Peripheral Pin Select Input 3) RPINR31 (Peripheral Pin Select Input 3) RPINR32 (Peripheral Pin Select Input 3) RPINR32 (Peripheral Pin Select Input 3)	$\begin{array}{c} 192\\ 193\\ 129\\ 139\\ 140\\ 141\\ 142\\ 143\\ 144\\ 187\\ 188\\ 188\\ 203\\ 152\\ 153\\ 154\\ 155\\ 155\\ 160\\ 155\\ 160\\ 161\\ 162\\ 156\\ 163\\ 164\\ 165\\ \end{array}$
PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD8 (Peripheral Module Disable Control 7) PMD8 (Peripheral Module Disable Control 8) PTCON (PWM Time Base Control) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTPER (PWM Master Time Base) PWMCAPx (Primary PWMx Time Base Capture) PWMCAPx (Primary PWMx Time Base Capture) PWMCONx (PWMx Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR1 (Peripheral Pin Select Input 0) RPINR11 (Peripheral Pin Select Input 1) RPINR20 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) RPINR21 (Peripheral Pin Select Input 2) RPINR29 (Peripheral Pin Select Input 2) RPINR30 (Peripheral Pin Select Input 3) RPINR30 (Peripheral Pin Select Input 3)	$\begin{array}{c} 192\\ 193\\ 129\\ 139\\ 140\\ 141\\ 142\\ 143\\ 144\\ 187\\ 188\\ 188\\ 203\\ 152\\ 153\\ 154\\ 155\\ 160\\ 161\\ 162\\ 156\\ 163\\ 164\\ 165\\ 166\\ \end{array}$

RPINR7 (Peripheral Pin Select Input 7)	157
RPOR0 (Peripheral Pin Select Output 0)	168
RPOR1 (Peripheral Pin Select Output 1)	168
RPOR16 (Peripheral Pin Select Output 16)	172
RPOR17 (Peripheral Pin Select Output 17)	
RPOR2 (Peripheral Pin Select Output 2)	
RPOR3 (Peripheral Pin Select Output 3)	
RPOR4 (Peripheral Pin Select Output 4)	
RPOR5 (Peripheral Pin Select Output 5)	
RPOR6 (Peripheral Pin Select Output 6)	
RPOR7 (Peripheral Pin Select Output 7)	
SDCx (PWMx Secondary Duty Cycle)	
SEVTCMP (PWM Special Event Compare)	
SPHASEx (PWMx Secondary Phase Shift)	
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	210
SPIxSTAT (SPIx Status and Control)	207
SR (CPU STATUS)	
SR (CPU Status)	
STRIGx (PWMx Secondary Trigger	
Compare Value)	201
T1CON (Timer1 Control)	
T2CON (Timer2 Control)	
TRGCONx (PWMx Trigger Control)	
TRIGx (PWMx Primary Trigger Compare Value).	
U1MODE (UART1 Mode)	
LISTA (LIAR L1 Status and (Control)	223
U1STA (UART1 Status and Control)	223
Reset	
Reset Brown-out Reset (BOR)	. 79, 84
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM)	79, 84 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR)	79, 84 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode	79, 84 79 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security	79, 84 79 79 79 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register	79, 84 79 79 79 79 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset	79, 84 79 79 79 79 79 79 85
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register. Illegal Device Reset Illegal Opcode	79, 84 79 79 79 79 79 85 85
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR)	79, 84 79 79 79 79 79 85 85 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Device Reset Master Clear Reset (MCLR) Power-on Reset (POR)	79, 84 79 79 79 79 79 79 85 85 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT)	79, 84 79 79 79 79 79 85 79 79 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction	79, 84 79 79 79 79 79 85 79 79 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction System Reset	79, 84 79 79 79 79 79 79 79 79 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction System Reset Cold Reset	79, 84 79 79 79 79 79 79 85 79 79 79 84 79 84
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction System Reset Cold Reset Warm Reset	79, 84 79 79 79 79 79 79 85 79 79 79 84 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction System Reset Cold Reset Warm Reset	79, 84 79 79 79 79 79 79 85 79 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction System Reset Cold Reset Warm Reset Trap Conflict. Trap Conflict Reset (TRAPR).	79, 84 79 79 79 79 79 79 85 79 79
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction System Reset Cold Reset Warm Reset Trap Conflict Trap Conflict Reset (TRAPR) Uninitialized W Register	79, 84
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction System Reset Cold Reset Warm Reset Trap Conflict Trap Conflict Trap Conflict Reset (TRAPR) Uninitialized W Register Watchdog Timer Out Reset (WDTO)	79, 84
Reset Brown-out Reset (BOR) Configuration Mismatch Reset (CM) Illegal Condition Device Reset (IOPUWR) Illegal Opcode Security Uninitialized W Register Illegal Device Reset Illegal Opcode Master Clear Reset (MCLR) Power-on Reset (POR) Power-up Timer Reset (PWRT) Software RESET Instruction System Reset Cold Reset Warm Reset Trap Conflict Trap Conflict Reset (TRAPR) Uninitialized W Register	79, 84 79 79 79 79 79 79 85 79 79 84 79 82 82 85 79 85

S

SFR Maps
Change Notification for
dsPIC33FJ06GS001, dsPIC33FJ06GS101A45
Change Notification for dsPIC33FJ06GS102A,
dsPIC33FJ06GS202A, dsPIC33FJ09GS30245
Constant Current Source56
CPU Core43
High-Speed 10-Bit ADC for dsPIC33FJ06GS001,
dsPIC33FJ06GS101A56
High-Speed 10-Bit ADC for dsPIC33FJ06GS102A,
dsPIC33FJ06GS202A57
High-Speed 10-Bit ADC for dsPIC33FJ09GS30258
High-Speed PWM
High-Speed PWM Generator 1

High-Speed PWM Generator 2 for
dsPIC33FJ06GS102A, dsPIC33FJ06GS202A,
dsPIC33FJ09GS30253
High-Speed PWM Generator 4 for dsPIC33FJ06GS001,
dsPIC33FJ06GS101A, dsPIC33FJ09GS30254
I2C155
Input Capture for dsPIC33FJ06GS202A,
dsPIC33FJ09GS30251
Interrupt Controller for dsPIC33FJ06GS00146
Interrupt Controller for dsPIC33FJ06GS002A48
Interrupt Controller for dsPIC33FJ06GS101A47
Interrupt Controller for dsPIC33FJ06GS202A49
Interrupt Controller for dsPIC33FJ09GS30250
NVM
Output Compare for dsPIC33FJ06GS101A,
dsPIC33FJ06GS102A, dsPIC33FJ06GS202A,
dsPIC33FJ09GS302
Peripheral Pin Select Input for dsPIC33FJ06GS00159 Peripheral Pin Select Input for dsPIC33FJ06GS101A,
dsPIC33FJ06GS102A
Peripheral Pin Select Input for dsPIC33FJ06GS202A,
dsPIC33FJ09GS302
Peripheral Pin Select Output for dsPIC33FJ06GS001,
dsPIC33FJ06GS101A60
Peripheral Pin Select Output for dsPIC33FJ06GS102A,
dsPIC33FJ06GS202A, dsPIC33FJ09GS30261
PMD for dsPIC33FJ06GS001
PMD for dsPIC33FJ06GS101A
PMD for dsPIC33FJ06GS102A
PMD for dsPIC33FJ06GS202A
PMD for dsPIC33FJ09GS30265
PORTA
PORTB for dsPIC33FJ06GS001,
dsPIC33FJ06GS101A62
PORTB for dsPIC33FJ06GS102A,
dsPIC33FJ06GS202A, dsPIC33FJ09GS30262
SPI1 for dsPIC33FJ06GS101A, dsPIC33FJ06GS102A,
dsPIC33FJ09GS202A, dsPIC33FJ09GS30255
System Control63
Timers51
UART1 for dsPIC33FJ06GS101A,
dsPIC33FJ06GS102A, dsPIC33FJ06GS202A,
dsPIC33FJ09GS302 55
Software RESET Instruction (SWR)
Software Simulator (MPLAB SIM)
Software Stack Pointer, Frame Pointer
CALL Stack Frame
Symbols Used in Opcode Descriptions
т
Thermal Packaging Characteristics
Timer1
Timing Diagrams
Analog-to-Digital Conversion per Input 310
Analog-to-Digital Conversion per Input
Brown-out Situations
Brown-out Situations84External Clock283High-Speed PWM292High-Speed PWM Fault292I/O286I2C1 Bus Data (Master Mode)305I2C1 Bus Data (Slave Mode)307I2C1 Bus Start/Stop Bits (Master Mode)305
Brown-out Situations

Output Compare (OC1)	290
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	287
SPIx Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	296
SPIx Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	295
SPIx Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	293
SPIx Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	294
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	303
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	301
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	297
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	299
System Reset	
Timer1, Timer2 External Clock	
Timing Specifications	200
10-Bit High-Speed ADC	309
10-Bit High-Speed ADC Requirements	
Auxiliary PLL Clock	
Capacitive Loading Requirements on	204
Output Pins	282
Constant Current Source	
DAC	
DAC Gain Stage to Comparator	
External Clock Requirements	
High-Speed ADC Comparator	
High-Speed PWM Requirements	
I/O Requirements	
I2C1 Bus Data Requirements (Master Mode)	
· · · · · · · · · · · · · · · · · · ·	
I2C1 Bus Data Requirements (Slave Mode) Input Capture Requirements	
Output Compare Requirements	
PLL Clock	204

Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out	
Reset Requirements	7
Simple OC/PWM Mode Requirements 291	
SPIx Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1) Requirements	ô
SPIx Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1) Requirements	5
SPIx Master Mode (Half-Duplex, Transmit Only)	
Requirements 294	4
SPIx Maximum Data Clock Rate Summary 293	3
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0) Requirements 304	4
SPIx Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0) Requirements	2
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0) Requirements	8
SPIx Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0) Requirements	0
Timer1 External Clock Requirements 288	8
Timer2 External Clock Requirements 289	9

U

219
220
220
86
256
251, 257
85
346
11

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent		
	n: Name			
TTON	Company			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Appl	ication (optional):			
Wou	ld you like a reply?YN			
Devi	ce: dsPIC33FJ06GS001/101A/102A/202A and dsPIC33FJ09GS302	Literature Number: DS75018C		
Ques	stions:			
1. \	What are the best features of this document?			
-				
2. ł	How does this document meet your hardware and softw	are development needs?		
-				
3. [. Do you find the organization of this document easy to follow? If not, why?			
-				
4. \	4. What additions to the document do you think would enhance the structure and subject?			
_				
_				
5. \	What deletions from the document could be made witho	ut affecting the overall usefulness?		
-				
- 6 I	Is there any incorrect or misleading information (what ar	d where \2		
0. 1				
_				
7. H	How would you improve this document?			
-				
-				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel FI Temperature Rar	amily - y Size ((KB)		Examples: a) dsPIC33FJ06GS001-I/SS: SMPS dsPIC33, 6-Kbyte program memory, 20-pin, Industrial temp.,SSOP package.
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GS0 GS1 GS2 GS3	= = =	Switch Mode Power Supply (SMPS) family Switch Mode Power Supply (SMPS) family	
Pin Count:	01 02	=	18-pin, 20-pin 28-pin, 36-pin	
Temperature Range:	I E	=	-40°C to+85°C (Industrial) -40°C to+125°C (Extended)	
Package:	P SO SS SP MM TL	= = = =	Plastic Small Outline – Wide – 7.50 mm body (SOIC) Plastic Shrink Small Outline – 5.30 mm body (SSOP) Skinny Plastic Dual In-Line – 300 mil body (SPDIP) Plastic Quad Flat, No Lead Package – 6x6x0.9 mm body (QFN-S)	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-62076-494-7

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820